-
Notifications
You must be signed in to change notification settings - Fork 0
/
mmu.c
80 lines (66 loc) · 2.84 KB
/
mmu.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
#include "option.h"
#include "2440slib.h"
#define DESC_SEC (0x2|(1<<4))
#define CB (3<<2) //cache_on, write_back
#define CNB (2<<2) //cache_on, write_through
#define NCB (1<<2) //cache_off,WR_BUF on
#define NCNB (0<<2) //cache_off,WR_BUF off
#define AP_RW (3<<10) //supervisor=RW, user=RW
#define AP_RO (2<<10) //supervisor=RW, user=RO
#define DOMAIN_FAULT (0x0)
#define DOMAIN_CHK (0x1)
#define DOMAIN_NOTCHK (0x3)
#define DOMAIN0 (0x0<<5)
#define DOMAIN1 (0x1<<5)
#define DOMAIN0_ATTR (DOMAIN_CHK<<0)
#define DOMAIN1_ATTR (DOMAIN_FAULT<<2)
#define RW_CB (AP_RW|DOMAIN0|CB|DESC_SEC)
#define RW_CNB (AP_RW|DOMAIN0|CNB|DESC_SEC)
#define RW_NCNB (AP_RW|DOMAIN0|NCNB|DESC_SEC)
#define RW_FAULT (AP_RW|DOMAIN1|NCNB|DESC_SEC)
void MMU_SetMTT(int vaddrStart,int vaddrEnd,int paddrStart,int attr);
void MMU_Init(void)
{
int i,j;
MMU_DisableDCache();
MMU_DisableICache();
for(i=0;i<64;i++) for(j=0;j<8;j++)
{
MMU_CleanInvalidateDCacheIndex((unsigned int)((i<<26)|(j<<5)));
}
MMU_InvalidateICache();
MMU_EnableICache();
MMU_DisableMMU();
MMU_InvalidateTLB();
//MMU_SetMTT(int vaddrStart,int vaddrEnd,int paddrStart,int attr)
MMU_SetMTT(0x00000000,0x07f00000,0x30000000,RW_NCNB); //bnak0 : NONE, EVT -> Virtual EVT mapping
MMU_SetMTT(0x08000000,0x0ff00000,0x08000000,RW_FAULT); //bank1 : NONE
MMU_SetMTT(0x10000000,0x17f00000,0x10000000,RW_FAULT); //bank2 : NONE
MMU_SetMTT(0x18000000,0x1ff00000,0x18000000,RW_FAULT); //bank3 : NONE
MMU_SetMTT(0x20000000,0x27f00000,0x20000000,RW_FAULT); //bank4 : NONE
MMU_SetMTT(0x28000000,0x2ff00000,0x28000000,RW_FAULT); //bank5 : NONE
MMU_SetMTT(0x30000000,0x31700000,0x30000000,RW_CB); //Bank6, SDRAM1(24MB), section1 => RO,RW,ZI,Stack,HEAP
MMU_SetMTT(0x31800000,0x31D00000,0x31800000,RW_NCNB); //Bank6, SDRAM2(6MB), section2 => Non-Cache Frame-buffer(4MB+2MB)
MMU_SetMTT(0x31e00000,0x31f00000,0x31e00000,RW_CB); //Bank6, SDRAM2(2MB), section3 => Stack, MMU(16KB)
MMU_SetMTT(0x38000000,0x3ff00000,0x38000000,RW_FAULT); //Bank7, Not Used
MMU_SetMTT(0x40000000,0x5af00000,0x40000000,RW_NCNB); //SFR+StepSram
MMU_SetMTT(0x5b000000,0xfff00000,0x5b000000,RW_FAULT); //not used
MMU_SetTTBase(_MMUTT_STARTADDRESS);
MMU_SetDomain(0x55555550|DOMAIN1_ATTR|DOMAIN0_ATTR); //DOMAIN1: no_access, DOMAIN0,2~15=client(AP is checked)
MMU_SetProcessId(0x0);
MMU_EnableAlignFault();
MMU_EnableMMU();
MMU_EnableICache();
MMU_EnableDCache(); //DCache should be turned on after MMU is turned on.
}
void MMU_SetMTT(int vaddrStart,int vaddrEnd,int paddrStart,int attr)
{
U32 *pTT;
int i,nSec;
pTT=(U32 *)_MMUTT_STARTADDRESS+(vaddrStart>>20);
nSec=(vaddrEnd>>20)-(vaddrStart>>20);
for(i=0;i<=nSec;i++)
{
*pTT++=(unsigned int)(attr |(((paddrStart>>20)+i)<<20));
}
}