Skip to content

Files

This branch is 2 commits ahead of VLSI-EDA/PoC:master.

src

Folders and files

NameName
Last commit message
Last commit date

parent directory

..
Dec 14, 2015
Apr 7, 2025
Apr 7, 2025
Apr 7, 2025
Apr 7, 2025
Apr 7, 2025
Apr 7, 2025
Apr 7, 2025
Apr 7, 2025
Apr 7, 2025
Apr 7, 2025
Apr 7, 2025
Apr 7, 2025
Apr 7, 2025
Apr 7, 2025
Apr 7, 2025
Apr 21, 2016

Namespace PoC

The namespace PoC is equal to the VHDL library name PoC. All implementations are categorized into sub-namespaces. Common packages are located in the common sub-directory, simulation packages are located in the sim sub-directory.

Sub-Namespaces

  • PoC.alt - contains Altera specific implementations.
  • PoC.arith - contains arithmetic units.
  • PoC.bus - contains bus components.
  • PoC.cache - contains caches.
  • PoC.comm - contains communication modules.
  • PoC.common - contains common packages.
  • PoC.dstructs - contains syntheziable data structures.
  • PoC.fifo - contains FIFO implementations.
  • PoC.io - contains low-speed I/O protocol implementations.
  • PoC.mem - contains memory abstractions and controllers.
  • PoC.misc - contains yet uncategorized components.
  • PoC.net - contains a network stack.
  • PoC.sim - contains simulation helper packages.
  • PoC.sort - contains sorting algorithms.
  • PoC.xil - contains Xilinx specific implementations.