{"payload":{"header_redesign_enabled":false,"results":[{"id":"227755581","archived":false,"color":"#f34b7d","followers":184,"has_funding_file":false,"hl_name":"chipsalliance/UHDM","hl_trunc_description":"Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …","language":"C++","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":227755581,"name":"UHDM","owner_id":46612642,"owner_login":"chipsalliance","updated_at":"2024-06-04T18:39:53.118Z","has_issues":true}},"sponsorable":false,"topics":["serialization","listener","systemverilog","ieee-standard","vpi-api","vpi-interface"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":63,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Achipsalliance%252FUHDM%2B%2Blanguage%253AC%252B%252B","metadata":null,"csrf_tokens":{"/chipsalliance/UHDM/star":{"post":"Bwbr0jSmn0R_vjKGhrRvS7fveTAz9JUcZkBRqEmf6P7f971eMnqb8gXhQTKdo9E7krRwqvmB_xSsq-SBTYem9g"},"/chipsalliance/UHDM/unstar":{"post":"kP-_kRKFJFYJxpRHTYP8uq6bA5NXx2uKYdOFVwuw8aLI9WEpQ_UxrdzZFXEazmHfDQNnX_P4XvMfRZlnKfrJIA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"f1OakQ35WMiodL6lZp6YkMmpB8S7-rZu7oUgX07OS4UjQYaI25gI3nnp4Q3UmeZmRzmOoBDkLiMUtuJalrDbCQ"}}},"title":"Repository search results"}