{"payload":{"header_redesign_enabled":false,"results":[{"id":"220114000","archived":false,"color":"#f34b7d","followers":1223,"has_funding_file":false,"hl_name":"chipsalliance/verible","hl_trunc_description":"Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server","language":"C++","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":220114000,"name":"verible","owner_id":46612642,"owner_login":"chipsalliance","updated_at":"2024-05-12T12:33:26.183Z","has_issues":true}},"sponsorable":false,"topics":["productivity","parser","formatter","analysis","style-linter","linter","language-server-protocol","syntax-tree","lexer","yacc","systemverilog","hacktoberfest","lsp-server","systemverilog-parser","systemverilog-developer","sv-lrm","verible"],"type":"Public","help_wanted_issues_count":15,"good_first_issue_issues_count":6,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":79,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Achipsalliance%252Fverible%2B%2Blanguage%253AC%252B%252B","metadata":null,"csrf_tokens":{"/chipsalliance/verible/star":{"post":"il1uQeMXAQnrdwfy6EfHF5ya0CmLBXfj2jxRkGuvk7Ub1Q3RtHCaCOYAetJpwWCqd9o5GucSteVCfm3EVHPO7A"},"/chipsalliance/verible/unstar":{"post":"2mgaKEd4hG7AwWKx9gvORu5BGsZHwV6yr-CbBlOstZW7AU1IFwisq_hyz_DuExarTrpgIhnt5xjBuZIIF55XJA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"txFwIdmAsZ3qdOhEUuj9P-Nbe_yF0SPN-kW8P37R0R3gfb5Wn06oVCaXkc7EKhhEkkf5Qm47cvl1yx9nkHkrkg"}}},"title":"Repository search results"}