{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":37792242,"defaultBranch":"master","name":"CoreFreq","ownerLogin":"cyring","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2015-06-21T01:22:28.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/11563789?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1715799730.0","currentOid":""},"activityList":{"items":[{"before":"cf26a206d5330a9d3f899962748892798329296d","after":"f622261545aec2f3d9ef441a7e9959109f664a1c","ref":"refs/heads/master","pushedAt":"2024-06-03T05:39:21.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[Intel] Added method `CLOCK_FLEX_MAX` with Xeon's Nehalem & Core 2\n* Grants full `MSR_FLEX_RATIO` access to tested architectures:\n- Alder Lake/S\n- Tiger Lake/U\n- Westmere/Gulftown","shortMessageHtmlLink":"[Intel] Added method <code>CLOCK_FLEX_MAX</code> with Xeon's Nehalem &amp; Core 2"}},{"before":"db15a83fb87856e095a3925f8b83205cd2eef1d5","after":"f622261545aec2f3d9ef441a7e9959109f664a1c","ref":"refs/heads/develop","pushedAt":"2024-06-02T14:46:38.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[Intel] Added method `CLOCK_FLEX_MAX` with Xeon's Nehalem & Core 2\n* Grants full `MSR_FLEX_RATIO` access to tested architectures:\n- Alder Lake/S\n- Tiger Lake/U\n- Westmere/Gulftown","shortMessageHtmlLink":"[Intel] Added method <code>CLOCK_FLEX_MAX</code> with Xeon's Nehalem &amp; Core 2"}},{"before":"dbc0e1efb3b3addfdd4d27bd69edaace4a00a522","after":"db15a83fb87856e095a3925f8b83205cd2eef1d5","ref":"refs/heads/develop","pushedAt":"2024-06-01T20:56:15.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[Intel] Provides the overclocking bins with unlocked processors","shortMessageHtmlLink":"[Intel] Provides the overclocking bins with unlocked processors"}},{"before":"cf26a206d5330a9d3f899962748892798329296d","after":"dbc0e1efb3b3addfdd4d27bd69edaace4a00a522","ref":"refs/heads/develop","pushedAt":"2024-06-01T00:36:32.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[Intel] Query the Overclocking bit (OC) from Capabilities","shortMessageHtmlLink":"[Intel] Query the Overclocking bit (OC) from Capabilities"}},{"before":"4705b327404ff96fa00736fdad571e4ec5381268","after":"cf26a206d5330a9d3f899962748892798329296d","ref":"refs/heads/master","pushedAt":"2024-05-31T10:38:02.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[CLI] Make HDCP meaning string shorter","shortMessageHtmlLink":"[CLI] Make HDCP meaning string shorter"}},{"before":"18d3229183748b7074edf0afc2c122c3984d5fec","after":"cf26a206d5330a9d3f899962748892798329296d","ref":"refs/heads/develop","pushedAt":"2024-05-31T07:01:49.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[CLI] Make HDCP meaning string shorter","shortMessageHtmlLink":"[CLI] Make HDCP meaning string shorter"}},{"before":"23a01f498c0965dbf3834273d389b047894aac38","after":"18d3229183748b7074edf0afc2c122c3984d5fec","ref":"refs/heads/develop","pushedAt":"2024-05-29T21:16:35.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[Intel] Adding technologies: VMD, HDCP, IPU and VPU\n* Volume Management Device\n* High-Bandwidth Digital Content Protection\n* Image Processing Unit\n* Vision Processing Unit","shortMessageHtmlLink":"[Intel] Adding technologies: VMD, HDCP, IPU and VPU"}},{"before":"4705b327404ff96fa00736fdad571e4ec5381268","after":"23a01f498c0965dbf3834273d389b047894aac38","ref":"refs/heads/develop","pushedAt":"2024-05-29T14:01:55.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[Intel] Gaussian & Neural Accelerator - GNA technology\n* Renamed Gemini Lake structures","shortMessageHtmlLink":"[Intel] Gaussian &amp; Neural Accelerator - GNA technology"}},{"before":"808011893734ce22adc7e8a860b40e2a53700352","after":"4705b327404ff96fa00736fdad571e4ec5381268","ref":"refs/heads/develop","pushedAt":"2024-05-27T15:00:26.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"`dkms` and `ckms` configuration files upgraded to version `1.98`","shortMessageHtmlLink":"<code>dkms</code> and <code>ckms</code> configuration files upgraded to version <code>1.98</code>"}},{"before":"808011893734ce22adc7e8a860b40e2a53700352","after":"4705b327404ff96fa00736fdad571e4ec5381268","ref":"refs/heads/master","pushedAt":"2024-05-27T14:59:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"`dkms` and `ckms` configuration files upgraded to version `1.98`","shortMessageHtmlLink":"<code>dkms</code> and <code>ckms</code> configuration files upgraded to version <code>1.98</code>"}},{"before":"6caa79d69ce49885705db59b6dde650b44c13cb1","after":"808011893734ce22adc7e8a860b40e2a53700352","ref":"refs/heads/master","pushedAt":"2024-05-27T05:42:39.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[CR] Prevent array size overflow","shortMessageHtmlLink":"[CR] Prevent array size overflow"}},{"before":"6caa79d69ce49885705db59b6dde650b44c13cb1","after":"808011893734ce22adc7e8a860b40e2a53700352","ref":"refs/heads/develop","pushedAt":"2024-05-25T16:13:51.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[CR] Prevent array size overflow","shortMessageHtmlLink":"[CR] Prevent array size overflow"}},{"before":"a4dbfc9f82a46481d1da24f74653961a01cde3cc","after":"6caa79d69ce49885705db59b6dde650b44c13cb1","ref":"refs/heads/master","pushedAt":"2024-05-15T18:42:12.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[Doc] `CONFIG_TRIM_UNUSED_KSYMS` kernel build config is forbidden","shortMessageHtmlLink":"[Doc] <code>CONFIG_TRIM_UNUSED_KSYMS</code> kernel build config is forbidden"}},{"before":"b93a6c33c2526d59ec5d77e11fbff22cf3f7f0e0","after":"6caa79d69ce49885705db59b6dde650b44c13cb1","ref":"refs/heads/develop","pushedAt":"2024-05-15T08:05:15.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[Doc] `CONFIG_TRIM_UNUSED_KSYMS` kernel build config is forbidden","shortMessageHtmlLink":"[Doc] <code>CONFIG_TRIM_UNUSED_KSYMS</code> kernel build config is forbidden"}},{"before":"a4dbfc9f82a46481d1da24f74653961a01cde3cc","after":"b93a6c33c2526d59ec5d77e11fbff22cf3f7f0e0","ref":"refs/heads/develop","pushedAt":"2024-05-14T18:34:25.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[Doc] README section for AlmaLinux","shortMessageHtmlLink":"[Doc] README section for AlmaLinux"}},{"before":"933dd7e8ea47bdd7eca7812fd09a2ee7d1ed6bb5","after":"a4dbfc9f82a46481d1da24f74653961a01cde3cc","ref":"refs/heads/master","pushedAt":"2024-05-14T05:59:38.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[x86_64] Linux kernel `6.9`: Avoid redefinition of Intel MSR macros","shortMessageHtmlLink":"[x86_64] Linux kernel <code>6.9</code>: Avoid redefinition of Intel MSR macros"}},{"before":"7aa4aa6d9c8abe9a529feb53bc2706287e7ec428","after":"a4dbfc9f82a46481d1da24f74653961a01cde3cc","ref":"refs/heads/develop","pushedAt":"2024-05-13T18:28:08.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[x86_64] Linux kernel `6.9`: Avoid redefinition of Intel MSR macros","shortMessageHtmlLink":"[x86_64] Linux kernel <code>6.9</code>: Avoid redefinition of Intel MSR macros"}},{"before":"933dd7e8ea47bdd7eca7812fd09a2ee7d1ed6bb5","after":"7aa4aa6d9c8abe9a529feb53bc2706287e7ec428","ref":"refs/heads/develop","pushedAt":"2024-05-13T18:04:32.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[x86_64] Building issue #483 with AlmaLinux aka RHEL-9","shortMessageHtmlLink":"[x86_64] Building issue <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2293187529\" data-permission-text=\"Title is private\" data-url=\"https://github.com/cyring/CoreFreq/issues/483\" data-hovercard-type=\"issue\" data-hovercard-url=\"/cyring/CoreFreq/issues/483/hovercard\" href=\"https://github.com/cyring/CoreFreq/issues/483\">#483</a> with AlmaLinux aka RHEL-9"}},{"before":"29c8c1f8f4b23de42ff2bff1d809b8bc09ab8c17","after":"933dd7e8ea47bdd7eca7812fd09a2ee7d1ed6bb5","ref":"refs/heads/master","pushedAt":"2024-05-12T14:32:57.000Z","pushType":"push","commitsCount":10,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[AArch64] Guessing the fixed performance counters","shortMessageHtmlLink":"[AArch64] Guessing the fixed performance counters"}},{"before":"1549ff7b9e5389eef297105609af854d9146d252","after":"933dd7e8ea47bdd7eca7812fd09a2ee7d1ed6bb5","ref":"refs/heads/develop","pushedAt":"2024-05-12T14:21:10.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[AArch64] Guessing the fixed performance counters","shortMessageHtmlLink":"[AArch64] Guessing the fixed performance counters"}},{"before":"a78e0ae0c982d4e628876148aca2ce21c84e0f08","after":"1549ff7b9e5389eef297105609af854d9146d252","ref":"refs/heads/develop","pushedAt":"2024-05-12T09:36:53.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[AArch64] Apply instruction counter computing overflow rules","shortMessageHtmlLink":"[AArch64] Apply instruction counter computing overflow rules"}},{"before":"78e2f0ad6982776f6be4aeabeee1a724ae8c066f","after":"a78e0ae0c982d4e628876148aca2ce21c84e0f08","ref":"refs/heads/develop","pushedAt":"2024-05-11T15:36:56.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[AArch64] Allow user access to PMU counters","shortMessageHtmlLink":"[AArch64] Allow user access to PMU counters"}},{"before":"ced129d32daa89367b422cc3039ede4dd741bd12","after":"78e2f0ad6982776f6be4aeabeee1a724ae8c066f","ref":"refs/heads/develop","pushedAt":"2024-05-10T20:15:21.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[AArch64] Marked the Tools feature as nominal","shortMessageHtmlLink":"[AArch64] Marked the Tools feature as nominal"}},{"before":"b8dae58f034ec8561cfe4ca17afa176b4417a2a3","after":"ced129d32daa89367b422cc3039ede4dd741bd12","ref":"refs/heads/develop","pushedAt":"2024-05-09T11:25:08.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[AArch64] Removed `LEGACY` ops and optimized `CORE_COUNT` macros","shortMessageHtmlLink":"[AArch64] Removed <code>LEGACY</code> ops and optimized <code>CORE_COUNT</code> macros"}},{"before":"0a21f0163c055ff77f358f30199f8d3036bddc2d","after":"b8dae58f034ec8561cfe4ca17afa176b4417a2a3","ref":"refs/heads/develop","pushedAt":"2024-05-07T12:01:01.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[AArch64] Various macro functions improved in assembly language","shortMessageHtmlLink":"[AArch64] Various macro functions improved in assembly language"}},{"before":"25434d9ddfa2c3e1b7c7faa806d3258d50813fed","after":"0a21f0163c055ff77f358f30199f8d3036bddc2d","ref":"refs/heads/develop","pushedAt":"2024-05-05T14:53:00.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[AArch64] Providing Exclusive Load/Store to bitwise operations","shortMessageHtmlLink":"[AArch64] Providing Exclusive Load/Store to bitwise operations"}},{"before":"29c8c1f8f4b23de42ff2bff1d809b8bc09ab8c17","after":"25434d9ddfa2c3e1b7c7faa806d3258d50813fed","ref":"refs/heads/develop","pushedAt":"2024-05-04T14:47:05.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[AArch64] Providing atomic bit ops with Load/Store Exclusive","shortMessageHtmlLink":"[AArch64] Providing atomic bit ops with Load/Store Exclusive"}},{"before":"3a25d369777c2924b578721bec5e3994dc95c412","after":"29c8c1f8f4b23de42ff2bff1d809b8bc09ab8c17","ref":"refs/heads/master","pushedAt":"2024-04-28T08:11:56.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[x86_64] Version 1.97.2","shortMessageHtmlLink":"[x86_64] Version 1.97.2"}},{"before":"03a8c6927394e215bcfbe7e2a0e2d15b06cd2d3d","after":"29c8c1f8f4b23de42ff2bff1d809b8bc09ab8c17","ref":"refs/heads/develop","pushedAt":"2024-04-28T08:10:46.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[x86_64] Version 1.97.2","shortMessageHtmlLink":"[x86_64] Version 1.97.2"}},{"before":"28fd9b756515a962890f162588a626faf9488e01","after":"03a8c6927394e215bcfbe7e2a0e2d15b06cd2d3d","ref":"refs/heads/develop","pushedAt":"2024-04-27T07:24:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cyring","name":"CyrIng","path":"/cyring","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11563789?s=80&v=4"},"commit":{"message":"[Intel] Prefetchers fix of L1 Scrubbing, L1 Next Page and L2 AMP","shortMessageHtmlLink":"[Intel] Prefetchers fix of L1 Scrubbing, L1 Next Page and L2 AMP"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEWo8pEQA","startCursor":null,"endCursor":null}},"title":"Activity · cyring/CoreFreq"}