Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Symbolator problem read vhdl file #4

Open
NiJen opened this issue May 11, 2018 · 2 comments
Open

Symbolator problem read vhdl file #4

NiJen opened this issue May 11, 2018 · 2 comments

Comments

@NiJen
Copy link

NiJen commented May 11, 2018

Hi,
I want to generate a symbol from a simple VHDL file, but symbolator don't recognize the file or something else.

reset_generator.vhdl.txt

I use
symbolator 1.0.2
hdlpasrse 1.0.4

@ghost
Copy link

ghost commented Aug 22, 2018

Hi,
it may work if you remove the header comments. Still a bug, but it works on my own VHDL files.

Great work @kevinpt , btw! 👍

@164384
Copy link

164384 commented Sep 26, 2018

Same for my files, no output is generated and programs ends with no error.

glatosinski pushed a commit to antmicro/symbolator that referenced this issue Nov 19, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants