{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"symsysc-experiments","owner":"agra-uni-bremen","isFork":false,"description":"Experiments and DUTs for SymSysC repo","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-22T09:15:51.637Z"}},{"type":"Public","name":"SymSysC","owner":"agra-uni-bremen","isFork":false,"description":"Symbolic Execution of SystemC TLM Peripherals","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-22T09:08:31.801Z"}},{"type":"Public","name":"opt-vp","owner":"agra-uni-bremen","isFork":false,"description":"Virtual Prototype for identifying Application Specific Hardware Optimization candidates","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-10T13:17:18.917Z"}},{"type":"Public","name":"opt-seq","owner":"agra-uni-bremen","isFork":false,"description":"An algorithm to merge RISC-V instruction sequences","allTopics":["asic","embedded-systems","risc-v","virtual-prototyping","hardware-optimization"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-06T21:46:13.180Z"}},{"type":"Public","name":"riscv-vp","owner":"agra-uni-bremen","isFork":true,"description":"RISC-V Virtual Prototype","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":3,"issueCount":11,"starsCount":132,"forksCount":61,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-10T09:52:57.708Z"}},{"type":"Public","name":"symex_processor_verification","owner":"agra-uni-bremen","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":2,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-06T13:57:30.220Z"}},{"type":"Public","name":"crave","owner":"agra-uni-bremen","isFork":false,"description":"Constrained random stimuli generation for C++ and SystemC","allTopics":["constrained-random","systemc"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":11,"starsCount":45,"forksCount":13,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-29T18:03:29.990Z"}},{"type":"Public","name":"symex-vp","owner":"agra-uni-bremen","isFork":false,"description":"A concolic testing engine for RISC-V embedded software with support for SystemC peripherals","allTopics":["symbolic-execution","systemc","risc-v","klee","concolic-execution","riscv32","concolic-testing","riscv"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":18,"forksCount":5,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-04T07:53:59.861Z"}},{"type":"Public","name":"libriscv-vp","owner":"agra-uni-bremen","isFork":false,"description":"RISC-V Virtual Prototype with ISS generated from LibRISCV","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-07-10T09:23:07.893Z"}},{"type":"Public","name":"clover","owner":"agra-uni-bremen","isFork":false,"description":"A library for concolic execution of RV32 instruction set simulators","allTopics":["symbolic-execution","risc-v","klee","concolic-testing"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-07-06T15:03:26.339Z"}},{"type":"Public","name":"virtual-breadboard","owner":"agra-uni-bremen","isFork":false,"description":"Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":5,"starsCount":6,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-04T15:52:42.062Z"}},{"type":"Public","name":"systemc","owner":"agra-uni-bremen","isFork":true,"description":"SystemC Reference Implementation","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":138,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-03-27T09:33:12.636Z"}},{"type":"Public","name":"hardbound-vp","owner":"agra-uni-bremen","isFork":false,"description":"Virtual Prototype with symbolic execution support and HardBound path analyzer","allTopics":["symbolic-execution","memory-safety","systemc","virtual-prototyping","hardbound"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-14T12:53:22.742Z"}},{"type":"Public","name":"virtual-bus","owner":"agra-uni-bremen","isFork":false,"description":"Simple protocol to connect two memory mapped buses (e.g. for Hardware In The Loop)","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":1,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-02T15:45:23.030Z"}},{"type":"Public","name":"virtual-breadboard-protocol","owner":"agra-uni-bremen","isFork":false,"description":"Protocol definitions for SoC Environment simultations.","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-01-13T14:53:50.215Z"}},{"type":"Public","name":"sps-vp","owner":"agra-uni-bremen","isFork":false,"description":"Fork of SymEx-VP for specification-based symbolic execution of stateful network protocol implementations via SPS protocol specifications","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-01-09T11:31:36.017Z"}},{"type":"Public","name":"riscv-dfa","owner":"agra-uni-bremen","isFork":false,"description":"Dynamic Information Flow Analysis with the RISC-V VP","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-20T17:56:10.042Z"}},{"type":"Public","name":"symex-trace-vp","owner":"agra-uni-bremen","isFork":false,"description":"SymEx-VP with tracing capabilities","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-09T09:40:41.070Z"}},{"type":"Public","name":"doom_riscv-vp","owner":"agra-uni-bremen","isFork":true,"description":"Doom classic port to lightweight RISC‑V, for use with the AGRA riscv-vp","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":22,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-03T15:32:31.892Z"}},{"type":"Public","name":"sisl-vp","owner":"agra-uni-bremen","isFork":false,"description":"Enhanced version of SymEx-VP with support for SISL, a input specification language for concolic testing","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-07T07:39:12.907Z"}},{"type":"Public","name":"coverage-vp","owner":"agra-uni-bremen","isFork":false,"description":"Modified SymEx-VP with support for generating Concolic Line Coverage information","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-05-23T14:25:19.277Z"}},{"type":"Public","name":"riscv-metamorphic-testing","owner":"agra-uni-bremen","isFork":false,"description":"RISC-V Metamorphic Testing","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-09-27T08:13:12.430Z"}},{"type":"Public","name":"hardbound-llvm","owner":"agra-uni-bremen","isFork":false,"description":"LLVM 11 compiler pass for HardBound instrumentation","allTopics":["c","llvm","memory-safety","llvm-pass","hardbound"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-09-20T11:52:00.320Z"}},{"type":"Public","name":"fdl21-stackuse-vp","owner":"agra-uni-bremen","isFork":false,"description":"Fork of riscv-vp for the FDL21 paper: In-Vivo Stack Overflow Detection and Stack Size Estimation for Low-End Multithreaded Operating Systems using Virtual Prototypes","allTopics":["riot","systemc","risc-v","hifive1"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-07-12T12:40:32.914Z"}},{"type":"Public","name":"CAN_BUS_Shield","owner":"agra-uni-bremen","isFork":true,"description":"CAN Bus Shield - MCP2515&MCP2551","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":435,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-02-18T08:03:02.263Z"}},{"type":"Public","name":"metaSMT","owner":"agra-uni-bremen","isFork":false,"description":"","allTopics":["smt-solver-interface","smt-solver"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":6,"starsCount":48,"forksCount":25,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-03-26T11:16:37.774Z"}},{"type":"Public","name":"souper","owner":"agra-uni-bremen","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":166,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2014-05-25T11:08:54.382Z"}}],"repositoryCount":27,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}