{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"prjuray","owner":"f4pga","isFork":false,"description":"Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.","allTopics":["fpga","xilinx","vivado","fuzzer","xilinx-fpga","bitstream","ultrascale","symbiflow","ultrascale-plus"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":3,"issueCount":15,"starsCount":68,"forksCount":13,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-02-09T08:43:26.180Z"}}],"repositoryCount":1,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}