{"payload":{"pageCount":10,"repositories":[{"type":"Public","name":"FlooNoC","owner":"pulp-platform","isFork":false,"description":"A Fast, Low-Overhead On-chip Network","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":8,"starsCount":86,"forksCount":11,"license":"Apache License 2.0","participation":[0,0,5,0,1,0,0,0,0,1,0,0,0,0,0,0,0,5,1,0,0,3,0,5,3,0,0,0,0,0,0,3,6,0,0,2,0,1,0,2,0,1,1,0,0,0,0,2,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-03T07:57:20.667Z"}},{"type":"Public","name":"mempool","owner":"pulp-platform","isFork":false,"description":"A 256-RISC-V-core system with low-latency access into shared L1 memory.","allTopics":["asic","risc-v","manycore"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":8,"issueCount":1,"starsCount":238,"forksCount":43,"license":"Apache License 2.0","participation":[0,2,1,1,2,1,11,12,1,1,0,0,8,1,1,4,0,0,7,0,0,3,1,2,0,1,5,12,0,0,5,1,0,6,0,0,0,10,3,2,32,0,20,0,0,1,1,1,1,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-03T07:49:17.743Z"}},{"type":"Public","name":"pulp_cluster","owner":"pulp-platform","isFork":false,"description":"The multi-core cluster of a PULP system.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":3,"starsCount":41,"forksCount":18,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-02T21:33:35.905Z"}},{"type":"Public","name":"efcl_ss_exercises","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,7],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-02T20:51:20.434Z"}},{"type":"Public","name":"hci","owner":"pulp-platform","isFork":false,"description":"Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":1,"starsCount":10,"forksCount":9,"license":"Other","participation":[0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,1,1,1,2,1,0,1,0,16,19,9,1,4,1,0,1,2,2,10,1,1,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-02T14:21:19.999Z"}},{"type":"Public","name":"astral","owner":"pulp-platform","isFork":true,"description":"A space computing platform built around Cheshire, with a configurable number of safety, security, reliability and predictability features with a ready-to-use FPGA flow on multiple boards.","allTopics":["c","fpga","space","accelerator","riscv","systemverilog","multicore","safety-critical","heterogeneous-computing"],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":2,"issueCount":0,"starsCount":4,"forksCount":10,"license":"Other","participation":[18,3,7,21,16,22,17,39,25,18,13,13,21,11,19,36,41,49,42,27,24,19,10,6,5,1,5,3,2,1,2,2,0,0,4,0,4,3,1,3,1,3,1,0,2,0,6,1,1,2,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-02T00:27:01.889Z"}},{"type":"Public","name":"cheshire","owner":"pulp-platform","isFork":false,"description":"A minimal Linux-capable 64-bit RISC-V SoC built around CVA6","allTopics":["asic","riscv","systemverilog","rtl-design","fpga","simulation"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":20,"issueCount":5,"starsCount":134,"forksCount":31,"license":"Other","participation":[0,1,0,0,4,2,2,3,3,2,1,0,0,6,0,4,4,0,0,1,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,5,0,1,1,2,2,0,0,0,0,1,1,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-01T23:16:53.725Z"}},{"type":"Public","name":"redundancy_cells","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":6,"issueCount":0,"starsCount":8,"forksCount":7,"license":"Other","participation":[0,0,1,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,7,0,0,0,0,1,0,0,0,0,0,0,0,0,0,7,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-01T16:57:14.739Z"}},{"type":"Public","name":"cva6","owner":"pulp-platform","isFork":true,"description":"This is the fork of CVA6 intended for PULP development.","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":4,"issueCount":1,"starsCount":14,"forksCount":640,"license":"Other","participation":[14,12,24,10,24,22,23,27,14,18,19,13,12,17,18,13,18,13,10,23,5,13,13,17,9,10,18,15,9,1,6,5,9,10,5,11,10,18,0,1,0,0,0,0,0,0,2,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-01T14:54:43.752Z"}},{"type":"Public","name":"pulp-ethernet","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":0,"starsCount":4,"forksCount":0,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-01T10:18:57.418Z"}},{"type":"Public","name":"redmule","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":2,"issueCount":1,"starsCount":25,"forksCount":9,"license":"Other","participation":[0,0,2,3,1,0,0,0,0,0,0,0,2,6,4,0,2,0,1,0,0,4,0,0,0,0,0,0,1,0,0,8,0,0,0,0,2,1,3,0,1,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T20:17:01.758Z"}},{"type":"Public","name":"ara","owner":"pulp-platform","isFork":false,"description":"The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core","allTopics":["asic","cpu","vector","riscv","ara","rvv","rv64gcv"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":17,"issueCount":56,"starsCount":316,"forksCount":109,"license":"Other","participation":[0,3,13,5,2,0,0,0,3,0,0,0,0,5,0,0,0,0,0,0,0,2,1,6,0,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T18:17:11.126Z"}},{"type":"Public","name":"neureka","owner":"pulp-platform","isFork":false,"description":"2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":0,"starsCount":9,"forksCount":2,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,7,5,0,4,0,0,1,0,0,12,2,0,13,2,2,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T17:43:00.100Z"}},{"type":"Public","name":"pulpissimo","owner":"pulp-platform","isFork":false,"description":"This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":2,"issueCount":115,"starsCount":354,"forksCount":156,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,15,2,0,2,0,0,0,0,1,0,0,4,2,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T17:35:14.769Z"}},{"type":"Public","name":"pulp_soc","owner":"pulp-platform","isFork":false,"description":"pulp_soc is the core building component of PULP based SoCs","allTopics":["riscv","systemverilog","pulp"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":6,"issueCount":5,"starsCount":72,"forksCount":78,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,1,0,2,1,0,1,1,1,1,0,1,4,7,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T17:34:10.153Z"}},{"type":"Public","name":"fir-hwpe","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Other","participation":[0,0,0,1,0,0,8,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,7,0,10,0,1,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T16:57:57.276Z"}},{"type":"Public","name":"carfield","owner":"pulp-platform","isFork":false,"description":"A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.","allTopics":["c","asic","fpga","simulation","riscv","systemverilog","safety-critical","heterogeneous-computing","mixed-criticality-systems"],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":5,"issueCount":9,"starsCount":58,"forksCount":10,"license":"Other","participation":[18,3,7,21,16,22,17,39,25,18,13,13,21,11,19,36,41,49,42,27,24,19,10,6,5,0,5,3,1,1,2,2,0,0,4,0,4,3,1,0,2,1,1,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T16:25:24.506Z"}},{"type":"Public","name":"efcl_ss_fir_genstim","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Jupyter Notebook","color":"#DA5B0B"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T15:51:50.720Z"}},{"type":"Public","name":"fir-xifu","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,8,1,4,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T15:08:48.110Z"}},{"type":"Public","name":"fir-xifu-stub","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T15:00:48.011Z"}},{"type":"Public","name":"snitch_cluster","owner":"pulp-platform","isFork":false,"description":"An energy-efficient RISC-V floating-point compute cluster.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":11,"issueCount":22,"starsCount":28,"forksCount":32,"license":"Apache License 2.0","participation":[0,7,2,1,1,4,1,0,2,1,0,2,2,2,1,5,11,4,3,0,0,0,3,1,0,0,2,1,0,0,0,1,4,0,0,1,7,5,4,5,2,6,0,1,1,0,1,0,0,6,2,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T14:30:23.776Z"}},{"type":"Public","name":"regression_tests","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":1,"issueCount":2,"starsCount":5,"forksCount":15,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T14:16:11.418Z"}},{"type":"Public","name":"dram_rtl_sim","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":0,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,0,0,1,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T13:38:57.323Z"}},{"type":"Public","name":"cvfpu","owner":"pulp-platform","isFork":true,"description":"Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":0,"starsCount":9,"forksCount":103,"license":"Apache License 2.0","participation":[0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T13:33:26.972Z"}},{"type":"Public","name":"pulp-nnx","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":1,"starsCount":1,"forksCount":0,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,4,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,5,0,0,1,2,1,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T12:11:29.983Z"}},{"type":"Public","name":"cv32e40x","owner":"pulp-platform","isFork":true,"description":"4 stage, in-order, compute RISC-V core based on the CV32E40P","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":47,"license":"Other","participation":[0,10,2,3,12,2,4,0,15,16,10,22,27,40,30,15,7,18,10,8,2,0,0,1,7,2,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T11:50:51.881Z"}},{"type":"Public","name":"ace","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":0,"starsCount":7,"forksCount":3,"license":"Other","participation":[0,0,0,2,1,0,1,4,0,1,0,0,0,0,0,0,2,0,1,0,1,2,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T21:49:09.045Z"}},{"type":"Public","name":"hwpe-stream","owner":"pulp-platform","isFork":false,"description":"IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":2,"issueCount":1,"starsCount":16,"forksCount":16,"license":"Other","participation":[0,0,0,3,0,0,1,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,1,0,1,3,0,0,1,0,0,0,0,0,0,0,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T14:50:58.926Z"}},{"type":"Public","name":"safety_island","owner":"pulp-platform","isFork":false,"description":"A reliable, real-time subsystem for the Carfield SoC","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":1,"issueCount":0,"starsCount":2,"forksCount":3,"license":"Other","participation":[1,0,5,1,3,3,0,1,1,0,0,2,0,14,2,10,3,1,0,0,2,1,2,1,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T12:50:03.874Z"}},{"type":"Public","name":"axi_llc","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":4,"issueCount":2,"starsCount":15,"forksCount":13,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T09:13:40.684Z"}}],"repositoryCount":284,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}