{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"rggen-sample-testbench","owner":"rggen","isFork":false,"description":"","allTopics":["vhdl","verilog","systemverilog","uvm-ral-model","uvm-register-model","uvm"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":1,"starsCount":15,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-22T02:05:22.587Z"}},{"type":"Public","name":"rggen-vhdl-rtl","owner":"rggen","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-22T02:02:16.663Z"}},{"type":"Public","name":"rggen","owner":"rggen","isFork":false,"description":"Code generation tool for control and status registers","allTopics":["asic","fpga","vhdl","eda","rtl","verilog","csr","systemverilog","soc","uvm","ral","axi","amba","apb","register-descriptions","wishbone-bus","uvm-ral-model","uvm-register-model","wiki-documents"],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":0,"issueCount":17,"starsCount":289,"forksCount":42,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-15T12:33:15.451Z"}},{"type":"Public","name":"rggen-sv-rtl","owner":"rggen","isFork":false,"description":"Common SystemVerilog RTL modules for RgGen","allTopics":["rtl","systemverilog","axi","apb","axi4"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":11,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-15T12:19:31.542Z"}},{"type":"Public","name":"rggen-docker","owner":"rggen","isFork":false,"description":"Docker image for RgGen ","allTopics":[],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-30T15:48:30.656Z"}},{"type":"Public","name":"rggen-vhdl","owner":"rggen","isFork":false,"description":"VHDL plugin for RgGen","allTopics":["vhdl","rtl"],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":0,"issueCount":0,"starsCount":12,"forksCount":2,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-28T13:26:22.923Z"}},{"type":"Public","name":"rggen-verilog","owner":"rggen","isFork":false,"description":"Verilog writer plugin for RgGen","allTopics":["rtl","verilog"],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":2,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-02T00:28:03.014Z"}},{"type":"Public","name":"rggen-default-register-map","owner":"rggen","isFork":false,"description":"Default Register Map Implementation for RgGen","allTopics":[],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-02T00:26:57.194Z"}},{"type":"Public","name":"rggen-duh","owner":"rggen","isFork":false,"description":"DUH support for RgGen","allTopics":["duh"],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-01T14:37:02.770Z"}},{"type":"Public","name":"rggen-c-header","owner":"rggen","isFork":false,"description":"C header file writer plugin for RgGen","allTopics":[],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-01T14:02:17.679Z"}},{"type":"Public","name":"rggen-sv-ral","owner":"rggen","isFork":false,"description":"UVM RAL class package for RgGen","allTopics":["systemverilog","uvm","ral","uvm-ral-model","uvm-register-model"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-01T13:48:26.316Z"}},{"type":"Public","name":"rggen-markdown","owner":"rggen","isFork":false,"description":"Markdown generator for RgGen","allTopics":[],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-01T07:00:29.306Z"}},{"type":"Public","name":"rggen-systemverilog","owner":"rggen","isFork":false,"description":"SystemVerilog RTL and UVM RAL model generators for RgGen","allTopics":["rtl","uvm","ral","systemverilog"],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":0,"issueCount":0,"starsCount":11,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-01T02:30:15.967Z"}},{"type":"Public","name":"rggen-spreadsheet-loader","owner":"rggen","isFork":false,"description":"Spreadsheet loader for RgGen","allTopics":[],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-01T00:59:09.477Z"}},{"type":"Public","name":"rggen-core","owner":"rggen","isFork":false,"description":"RgGen Core Library","allTopics":[],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":2,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-01T00:51:02.414Z"}},{"type":"Public","name":"rggen-sample","owner":"rggen","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":8,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-25T14:07:15.652Z"}},{"type":"Public","name":"rggen-verilog-rtl","owner":"rggen","isFork":false,"description":"Common Verilog RTL modules for RgGen","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":2,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-19T13:55:48.134Z"}},{"type":"Public","name":"rggen-devtools","owner":"rggen","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-19T13:44:42.644Z"}},{"type":"Public","name":"rggen-checkout","owner":"rggen","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-19T13:44:31.681Z"}},{"type":"Public","name":"rggen-release","owner":"rggen","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-01-01T17:40:05.637Z"}},{"type":"Public template","name":"rggen-plugin-template","owner":"rggen","isFork":false,"description":"Project template for RgGen plugin","allTopics":[],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T16:01:08.283Z"}},{"type":"Public","name":"rggen-sample-plugin","owner":"rggen","isFork":false,"description":"Sample plugin project","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T16:00:17.075Z"}}],"repositoryCount":22,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}