{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"sail-riscv","owner":"riscv","isFork":false,"description":"Sail RISC-V model","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Coq","color":"#d0b68c"},"pullRequestCount":65,"issueCount":90,"starsCount":396,"forksCount":136,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-18T23:24:46.595Z"}},{"type":"Public","name":"riscv-opcodes","owner":"riscv","isFork":false,"description":"RISC-V Opcodes","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":14,"issueCount":22,"starsCount":615,"forksCount":265,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-18T10:50:05.501Z"}},{"type":"Public","name":"riscv-j-extension","owner":"riscv","isFork":false,"description":"Working Draft of the RISC-V J Extension Specification","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":4,"issueCount":11,"starsCount":151,"forksCount":19,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-18T00:16:31.319Z"}},{"type":"Public","name":"docs-dev-guide","owner":"riscv","isFork":false,"description":"Documentation developer guide","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":1,"issueCount":2,"starsCount":71,"forksCount":27,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-17T15:53:19.220Z"}},{"type":"Public","name":"riscv-cheri","owner":"riscv","isFork":false,"description":"This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":11,"issueCount":29,"starsCount":22,"forksCount":19,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-17T15:23:38.197Z"}},{"type":"Public","name":"riscv-debug-spec","owner":"riscv","isFork":false,"description":"Working Draft of the RISC-V Debug Specification Standard","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":4,"issueCount":46,"starsCount":435,"forksCount":92,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-17T09:01:50.774Z"}},{"type":"Public","name":"riscv-isa-manual","owner":"riscv","isFork":false,"description":"RISC-V Instruction Set Manual","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":4,"issueCount":165,"starsCount":3329,"forksCount":577,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-16T20:40:06.797Z"}},{"type":"Public","name":"riscv-profiles","owner":"riscv","isFork":false,"description":"RISC-V Architecture Profiles","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":2,"issueCount":26,"starsCount":87,"forksCount":27,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-16T20:22:58.125Z"}},{"type":"Public","name":"riscv-smmtt","owner":"riscv","isFork":false,"description":"This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant security use cases e.g. confidential-computing, trusted platform services, fault isolation and so on.","topicNames":["access-control","trusted-computing","trusted-execution-environment","confidential-computing","smmtt","supervisor-domains","ap-tee"],"topicsNotShown":0,"allTopics":["access-control","trusted-computing","trusted-execution-environment","confidential-computing","smmtt","supervisor-domains","ap-tee"],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":1,"issueCount":0,"starsCount":24,"forksCount":11,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-14T22:59:58.854Z"}},{"type":"Public","name":"riscv-cfi","owner":"riscv","isFork":false,"description":"This repo holds the work area and revisions of the RISC-V CFI (Shadow Stack and Landing Pads) specifications. CFI defines the privileged and unprivileged ISA extensions that can be used by privileged and unprivileged programs to protect the integrity of their control-flow.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":4,"starsCount":78,"forksCount":20,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-14T20:00:15.737Z"}},{"type":"Public","name":"riscv-performance-sampling","owner":"riscv","isFork":false,"description":"Define 2 new extensions to, along with Zihpm and Sscofpmf, enable event and instruction sampling with precise attribution.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-14T18:28:36.581Z"}},{"type":"Public","name":"riscv-docs-base-container-image","owner":"riscv","isFork":false,"description":"A base container image populated with the dependencies to build the RISC-V Documentation.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":null,"pullRequestCount":2,"issueCount":0,"starsCount":5,"forksCount":5,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-14T15:48:08.126Z"}},{"type":"Public template","name":"docs-spec-template","owner":"riscv","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":2,"starsCount":16,"forksCount":19,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-13T20:17:37.083Z"}},{"type":"Public","name":"configuration-structure","owner":"riscv","isFork":false,"description":"RISC-V Configuration Structure","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":7,"starsCount":35,"forksCount":15,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-13T09:10:45.684Z"}},{"type":"Public","name":"meta-riscv","owner":"riscv","isFork":false,"description":"OpenEmbedded/Yocto layer for RISC-V Architecture","topicNames":["riscv","yocto-layer","yocto","openembedded","yocto-meta","openembedded-layer","risc-v"],"topicsNotShown":0,"allTopics":["riscv","yocto-layer","yocto","openembedded","yocto-meta","openembedded-layer","risc-v"],"primaryLanguage":{"name":"BitBake","color":"#00bce4"},"pullRequestCount":0,"issueCount":22,"starsCount":337,"forksCount":133,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-10T05:59:35.258Z"}},{"type":"Public","name":"riscv-memory-tagging","owner":"riscv","isFork":false,"description":"Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-02T20:40:13.824Z"}},{"type":"Public","name":"docs-resources","owner":"riscv","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":5,"starsCount":14,"forksCount":10,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-02T12:29:08.271Z"}},{"type":"Public","name":"riscv-double-trap","owner":"riscv","isFork":false,"description":"RISC-V Double Trap Fast-Track Extension","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":8,"forksCount":2,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-01T19:47:15.750Z"}},{"type":"Public","name":"riscv-glossary","owner":"riscv","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":9,"starsCount":5,"forksCount":6,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-01T15:32:05.168Z"}},{"type":"Public","name":"composable-extensions","owner":"riscv","isFork":false,"description":"This task group will propose ISA extension(s) and non-ISA hardware and software interop interfaces to enable routine reuse and composition of a subcategory of custom extensions called composable extensions.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-30T20:01:41.690Z"}},{"type":"Public","name":"riscv-zabha","owner":"riscv","isFork":false,"description":"The Zabha extension provides support for byte and halfword atomic memory operations.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":6,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-25T16:12:06.030Z"}},{"type":"Public","name":"riscv-zaamo-zalrsc","owner":"riscv","isFork":false,"description":"Zaamo / Zalrsc: A extension components","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":2,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-25T16:08:37.377Z"}},{"type":"Public","name":"riscv-b","owner":"riscv","isFork":false,"description":"\"B\" extension - that represents the collection of the Zba, Zbb, and Zbs extensions ","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":3,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-25T16:06:56.623Z"}},{"type":"Public","name":"learn","owner":"riscv","isFork":false,"description":"Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc. ","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":279,"forksCount":29,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-25T10:57:41.944Z"}},{"type":"Public","name":"riscv-performance-events","owner":"riscv","isFork":false,"description":"RISC-V Performance Events Specification","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":3,"issueCount":0,"starsCount":1,"forksCount":2,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-25T07:44:56.980Z"}},{"type":"Public","name":"riscv-aia","owner":"riscv","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":null,"pullRequestCount":2,"issueCount":18,"starsCount":61,"forksCount":15,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-24T15:00:54.025Z"}},{"type":"Public","name":"riscv-fast-interrupt","owner":"riscv","isFork":false,"description":"Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":null,"pullRequestCount":3,"issueCount":19,"starsCount":226,"forksCount":48,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-17T15:16:40.477Z"}},{"type":"Public","name":"riscv-zilsd","owner":"riscv","isFork":false,"description":"Zilsd (Load/Store Pair for RV32) Fast-Track Extension","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":2,"starsCount":5,"forksCount":0,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-17T13:31:54.276Z"}},{"type":"Public","name":"riscv-zalasr","owner":"riscv","isFork":false,"description":"The ISA specification for the Zalasr extension.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":2,"starsCount":1,"forksCount":1,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-16T06:43:28.114Z"}},{"type":"Public","name":"sail-asciidoc","owner":"riscv","isFork":false,"description":"The repository that hosts the integration between SAIL and Asciidoc","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-10T18:50:51.895Z"}}],"repositoryCount":58,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}