You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This repository contains HDL sources of the easyCores and the soc-bridge that manages the communication with the host. It is meant to be used in conjunction with easyFPGA and therefore included as a submodule.