-
Notifications
You must be signed in to change notification settings - Fork 0
/
arduino_subrutinas.inc
1297 lines (1289 loc) · 32.1 KB
/
arduino_subrutinas.inc
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
* arduino_subrutinas.inc
*
* Created: 2/7/2015 3:48:11 PM
* Author: AlfonsoAndr?s
*/
#ifndef _ARDUINO_SUBRUTINAS_INC_
#define _ARDUINO_SUBRUTINAS_INC_
DigitalWriteSub:
cpi rmp3,HIGHH
breq HighDigitalWrite
jmp LowDigitalWrite
CmpPinDigitalWrite:
inc rmp1
cp rmp1,rmp2
ret
HighDigitalWrite:
ldi rmp1,-1
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN0_PORTREG,CORE_PIN0_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN1_PORTREG,CORE_PIN1_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN2_PORTREG,CORE_PIN2_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN3_PORTREG,CORE_PIN3_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN4_PORTREG,CORE_PIN4_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN5_PORTREG,CORE_PIN5_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN6_PORTREG,CORE_PIN6_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN7_PORTREG,CORE_PIN7_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN8_PORTREG,CORE_PIN8_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN9_PORTREG,CORE_PIN9_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN10_PORTREG,CORE_PIN10_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN11_PORTREG,CORE_PIN11_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN12_PORTREG,CORE_PIN12_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN13_PORTREG,CORE_PIN13_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN14_PORTREG,CORE_PIN14_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN15_PORTREG,CORE_PIN15_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN16_PORTREG,CORE_PIN16_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN17_PORTREG,CORE_PIN17_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN18_PORTREG,CORE_PIN18_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN19_PORTREG,CORE_PIN19_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN20_PORTREG,CORE_PIN20_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN21_PORTREG,CORE_PIN21_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN22_PORTREG,CORE_PIN22_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN23_PORTREG,CORE_PIN23_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN24_PORTREG,CORE_PIN24_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN25_PORTREG,CORE_PIN25_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN26_PORTREG,CORE_PIN26_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN27_PORTREG,CORE_PIN27_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN28_PORTREG,CORE_PIN28_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN29_PORTREG,CORE_PIN29_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN30_PORTREG,CORE_PIN30_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN31_PORTREG,CORE_PIN31_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN32_PORTREG,CORE_PIN32_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN33_PORTREG,CORE_PIN33_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN34_PORTREG,CORE_PIN34_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN35_PORTREG,CORE_PIN35_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN36_PORTREG,CORE_PIN36_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN37_PORTREG,CORE_PIN37_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN38_PORTREG,CORE_PIN38_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN39_PORTREG,CORE_PIN39_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN40_PORTREG,CORE_PIN40_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN41_PORTREG,CORE_PIN41_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN42_PORTREG,CORE_PIN42_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN43_PORTREG,CORE_PIN43_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN44_PORTREG,CORE_PIN44_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
sbi CORE_PIN45_PORTREG,CORE_PIN45_BIT
rjmp EndDigitalWrite
LowDigitalWrite:
cpi rmp3,LOWW
breq LowDigitalWriteSelect
rjmp EndDigitalWrite
LowDigitalWriteSelect:
ldi rmp1,-1
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN0_PORTREG,CORE_PIN0_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN1_PORTREG,CORE_PIN1_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN2_PORTREG,CORE_PIN2_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN3_PORTREG,CORE_PIN3_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN4_PORTREG,CORE_PIN4_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN5_PORTREG,CORE_PIN5_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN6_PORTREG,CORE_PIN6_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN7_PORTREG,CORE_PIN7_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN8_PORTREG,CORE_PIN8_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN9_PORTREG,CORE_PIN9_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN10_PORTREG,CORE_PIN10_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN11_PORTREG,CORE_PIN11_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN12_PORTREG,CORE_PIN12_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN13_PORTREG,CORE_PIN13_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN14_PORTREG,CORE_PIN14_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN15_PORTREG,CORE_PIN15_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN16_PORTREG,CORE_PIN16_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN17_PORTREG,CORE_PIN17_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN18_PORTREG,CORE_PIN18_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN19_PORTREG,CORE_PIN19_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN20_PORTREG,CORE_PIN20_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN21_PORTREG,CORE_PIN21_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN22_PORTREG,CORE_PIN22_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN23_PORTREG,CORE_PIN23_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN24_PORTREG,CORE_PIN24_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN25_PORTREG,CORE_PIN25_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN26_PORTREG,CORE_PIN26_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN27_PORTREG,CORE_PIN27_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN28_PORTREG,CORE_PIN28_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN29_PORTREG,CORE_PIN29_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN30_PORTREG,CORE_PIN30_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN31_PORTREG,CORE_PIN31_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN32_PORTREG,CORE_PIN32_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN33_PORTREG,CORE_PIN33_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN34_PORTREG,CORE_PIN34_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN35_PORTREG,CORE_PIN35_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN36_PORTREG,CORE_PIN36_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN37_PORTREG,CORE_PIN37_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN38_PORTREG,CORE_PIN38_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN39_PORTREG,CORE_PIN39_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN40_PORTREG,CORE_PIN40_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN41_PORTREG,CORE_PIN41_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN42_PORTREG,CORE_PIN42_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN43_PORTREG,CORE_PIN43_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN44_PORTREG,CORE_PIN44_BIT
rjmp EndDigitalWrite
rcall CmpPinDigitalWrite
brne PC+3
cbi CORE_PIN45_PORTREG,CORE_PIN45_BIT
rjmp EndDigitalWrite
EndDigitalWrite:
ret
AnalogWriteSub16:
cpi rmp2,CORE_OC0B_PIN ; TIMER0B
brne PC+13
cpi rmp3,0
breq SetZeroOC0BPin16
out OCR0B,rmp3
or8(TCCR0A, (1<<COM0B1),i)
rjmp EndAnalogWrite16
SetZeroOC0BPin16:
cbi CORE_PIN0_PORTREG,CORE_PIN0_BIT
andOnPort TCCR0A,~(1<<COM0B1)
rjmp EndAnalogWrite16
cpi rmp2,CORE_OC1A_PIN ; TIMER1A
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR1AL
ldi YL,TCCR1A
ldi rmp4,(1<<COM1A1)
rjmp ContinueAnalogWrite116
cpi rmp2,CORE_OC1B_PIN ; TIMER1B
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR1BL
ldi YL, TCCR1A
ldi rmp4,(1<<COM1B1)
rjmp ContinueAnalogWrite116
cpi rmp2,CORE_OC1C_PIN ; TIMER1C
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR1CL
ldi YL,TCCR1A
ldi rmp4,(1<<COM1C1)
rjmp ContinueAnalogWrite116
cpi rmp2,CORE_OC2A_PIN ; TIMER2A
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR2A
ldi YL,TCCR2A
ldi rmp4,(1<<COM2A1)
rjmp ContinueAnalogWrite116
cpi rmp2,CORE_OC2B_PIN ; TIMER2B
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR2B
ldi YL,TCCR2A
ldi rmp4,(1<<COM2B1)
rjmp ContinueAnalogWrite116
cpi rmp2,CORE_OC3A_PIN ; TIMER3A
brne PC+5
ldi XL,OCR3AL
ldi YL,TCCR3A
ldi rmp4,(1<<COM3A1)
rjmp ContinueAnalogWrite116
cpi rmp2,CORE_OC3B_PIN ; TIMER3B
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR3BL
ldi YL,TCCR3A
ldi rmp4,(1<<COM3B1)
rjmp ContinueAnalogWrite116
cpi rmp2,CORE_OC3C_PIN ; TIMER3C
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR3CL
ldi YL,TCCR3A
ldi rmp4,(1<<COM3C1)
rjmp ContinueAnalogWrite116
rjmp EndAnalogWrite16
ContinueAnalogWrite116:
; Borra direccion de byte alto en los 2 regustros temporales
CLR XH
CLR YH
; Envia valor V (pwm) recibido a la dirección almacenada en el registro X
stw X,V
; Operación or con contenido de dirección con registro rmp1
ld rmp1,Y
or rmp1,rmp4
st Y,rmp1
EndAnalogWrite16:
ret
AnalogWriteSub:
cpi rmp2,CORE_OC0B_PIN ; TIMER0B
brne PC+13
cpi rmp3,0
breq SetZeroOC0BPin
out OCR0B,rmp3
or8(TCCR0A, (1<<COM0B1),i)
rjmp EndAnalogWrite
SetZeroOC0BPin:
cbi CORE_PIN0_PORTREG,CORE_PIN0_BIT
andOnPort TCCR0A,~(1<<COM0B1)
rjmp EndAnalogWrite
cpi rmp2,CORE_OC1A_PIN ; TIMER1A
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR1AL
ldi YL,TCCR1A
ldi rmp4,(1<<COM1A1)
rjmp ContinueAnalogWrite1
cpi rmp2,CORE_OC1B_PIN ; TIMER1B
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR1BL
ldi YL, TCCR1A
ldi rmp4,(1<<COM1B1)
rjmp ContinueAnalogWrite1
cpi rmp2,CORE_OC1C_PIN ; TIMER1C
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR1CL
ldi YL,TCCR1A
ldi rmp4,(1<<COM1C1)
rjmp ContinueAnalogWrite1
cpi rmp2,CORE_OC2A_PIN ; TIMER2A
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR2A
ldi YL,TCCR2A
ldi rmp4,(1<<COM2A1)
rjmp ContinueAnalogWrite1
cpi rmp2,CORE_OC2B_PIN ; TIMER2B
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR2B
ldi YL,TCCR2A
ldi rmp4,(1<<COM2B1)
rjmp ContinueAnalogWrite1
cpi rmp2,CORE_OC3A_PIN ; TIMER3A
brne PC+5
ldi XL,OCR3AL
ldi YL,TCCR3A
ldi rmp4,(1<<COM3A1)
rjmp ContinueAnalogWrite1
cpi rmp2,CORE_OC3B_PIN ; TIMER3B
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR3BL
ldi YL,TCCR3A
ldi rmp4,(1<<COM3B1)
rjmp ContinueAnalogWrite1
cpi rmp2,CORE_OC3C_PIN ; TIMER3C
brne PC+5
; Copia de direcciones y máscara en registros temporarles
ldi XL,OCR3CL
ldi YL,TCCR3A
ldi rmp4,(1<<COM3C1)
rjmp ContinueAnalogWrite1
rjmp EndAnalogWrite
ContinueAnalogWrite1:
; Borra direccion de byte alto en los 2 regustros temporales
CLR XH
CLR YH
; Envia valor rmp3 (pwm) recibido a la dirección almacenada en el registro X
st X,rmp3
; Operación or con contenido de dirección con registro rmp1
ld rmp1,Y
or rmp1,rmp4
st Y,rmp1
EndAnalogWrite:
ret
; params X Dirección de memoria
; params R17 Pin seleccionado
.equ w_analog_reference = 0x40
.def pinAR = R17
AnalogReadSub:
; Comparo para comprobar si pin recibido es analógico
cpi rmp1,PIN_F0
brlt EndAnalogRead
mov pinAR,rmp1
subi pinAR,PIN_F0
; Creando máscara de pin recibido
ldi rmp3,1
ldi rmp1,0
ForAR1:
lsl rmp3
inc rmp1
cp rmp1,pinAR
brne ForAR1
BreakForAR1:
; DIDR0 |= (1 << pin)
orOnPortSts DIDR0,rmp3
ldi rmp1,w_analog_reference
or rmp1,pinAR
write8 ADMUX,rmp1
; Iniciar conversión ADC
or8(ADCSRA, (1<<ADSC), i)
; while (ADCSRA & (1<<ADSC))
WhileAR1:
read8 rmp1,ADCSRA
andi rmp1,(1<<ADSC)
cpi rmp1,0
brne WhileAR1
EndWhileAR1:
read8 YL,ADCL
read8 YH,ADCH
st X+,YL
st X,YH
EndAnalogRead:
ret
PinModeSub:
cpi rmp3,OUTPUT
breq OutputPinMode
rjmp InputPinMode
OutputPinMode:
cpi rmp2,0
brne PC+3
sbi CORE_PIN0_DDRREG,CORE_PIN0_BIT
rjmp EndPinMode
cpi rmp2,1
brne PC+3
sbi CORE_PIN1_DDRREG,CORE_PIN1_BIT
rjmp EndPinMode
cpi rmp2,2
brne PC+3
sbi CORE_PIN2_DDRREG,CORE_PIN2_BIT
rjmp EndPinMode
cpi rmp2,3
brne PC+3
sbi CORE_PIN3_DDRREG,CORE_PIN3_BIT
rjmp EndPinMode
cpi rmp2,4
brne PC+3
sbi CORE_PIN4_DDRREG,CORE_PIN4_BIT
rjmp EndPinMode
cpi rmp2,5
brne PC+3
sbi CORE_PIN5_DDRREG,CORE_PIN5_BIT
rjmp EndPinMode
cpi rmp2,6
brne PC+3
sbi CORE_PIN6_DDRREG,CORE_PIN6_BIT
rjmp EndPinMode
cpi rmp2,7
brne PC+3
sbi CORE_PIN7_DDRREG,CORE_PIN7_BIT
rjmp EndPinMode
cpi rmp2,8
brne PC+3
sbi CORE_PIN8_DDRREG,CORE_PIN8_BIT
rjmp EndPinMode
cpi rmp2,9
brne PC+3
sbi CORE_PIN9_DDRREG,CORE_PIN9_BIT
rjmp EndPinMode
cpi rmp2,10
brne PC+3
sbi CORE_PIN10_DDRREG,CORE_PIN10_BIT
rjmp EndPinMode
cpi rmp2,11
brne PC+3
sbi CORE_PIN11_DDRREG,CORE_PIN11_BIT
rjmp EndPinMode
cpi rmp2,12
brne PC+3
sbi CORE_PIN12_DDRREG,CORE_PIN12_BIT
rjmp EndPinMode
cpi rmp2,13
brne PC+3
sbi CORE_PIN13_DDRREG,CORE_PIN13_BIT
rjmp EndPinMode
cpi rmp2,14
brne PC+3
sbi CORE_PIN14_DDRREG,CORE_PIN14_BIT
rjmp EndPinMode
cpi rmp2,15
brne PC+3
sbi CORE_PIN15_DDRREG,CORE_PIN15_BIT
rjmp EndPinMode
cpi rmp2,16
brne PC+3
sbi CORE_PIN16_DDRREG,CORE_PIN16_BIT
rjmp EndPinMode
cpi rmp2,17
brne PC+3
sbi CORE_PIN17_DDRREG,CORE_PIN17_BIT
rjmp EndPinMode
cpi rmp2,18
brne PC+3
sbi CORE_PIN18_DDRREG,CORE_PIN18_BIT
rjmp EndPinMode
cpi rmp2,19
brne PC+3
sbi CORE_PIN19_DDRREG,CORE_PIN19_BIT
rjmp EndPinMode
cpi rmp2,20
brne PC+3
sbi CORE_PIN20_DDRREG,CORE_PIN20_BIT
rjmp EndPinMode
cpi rmp2,21
brne PC+3
sbi CORE_PIN21_DDRREG,CORE_PIN21_BIT
rjmp EndPinMode
cpi rmp2,22
brne PC+3
sbi CORE_PIN22_DDRREG,CORE_PIN22_BIT
rjmp EndPinMode
cpi rmp2,23
brne PC+3
sbi CORE_PIN23_DDRREG,CORE_PIN23_BIT
rjmp EndPinMode
cpi rmp2,24
brne PC+3
sbi CORE_PIN24_DDRREG,CORE_PIN24_BIT
rjmp EndPinMode
cpi rmp2,25
brne PC+3
sbi CORE_PIN25_DDRREG,CORE_PIN25_BIT
rjmp EndPinMode
cpi rmp2,26
brne PC+3
sbi CORE_PIN26_DDRREG,CORE_PIN26_BIT
rjmp EndPinMode
cpi rmp2,27
brne PC+3
sbi CORE_PIN27_DDRREG,CORE_PIN27_BIT
rjmp EndPinMode
cpi rmp2,28
brne PC+3
sbi CORE_PIN28_DDRREG,CORE_PIN28_BIT
rjmp EndPinMode
cpi rmp2,29
brne PC+3
sbi CORE_PIN29_DDRREG,CORE_PIN29_BIT
rjmp EndPinMode
cpi rmp2,30
brne PC+3
sbi CORE_PIN30_DDRREG,CORE_PIN30_BIT
rjmp EndPinMode
cpi rmp2,31
brne PC+3
sbi CORE_PIN31_DDRREG,CORE_PIN31_BIT
rjmp EndPinMode
cpi rmp2,32
brne PC+3
sbi CORE_PIN32_DDRREG,CORE_PIN32_BIT
rjmp EndPinMode
cpi rmp2,33
brne PC+3
sbi CORE_PIN33_DDRREG,CORE_PIN33_BIT
rjmp EndPinMode
cpi rmp2,34
brne PC+3
sbi CORE_PIN34_DDRREG,CORE_PIN34_BIT
rjmp EndPinMode
cpi rmp2,35
brne PC+3
sbi CORE_PIN35_DDRREG,CORE_PIN35_BIT
rjmp EndPinMode
cpi rmp2,36
brne PC+3
sbi CORE_PIN36_DDRREG,CORE_PIN36_BIT
rjmp EndPinMode
cpi rmp2,37
brne PC+3
sbi CORE_PIN37_DDRREG,CORE_PIN37_BIT
rjmp EndPinMode
cpi rmp2,38
brne PC+3
sbi CORE_PIN38_DDRREG,CORE_PIN38_BIT
rjmp EndPinMode
cpi rmp2,39
brne PC+3
sbi CORE_PIN39_DDRREG,CORE_PIN39_BIT
rjmp EndPinMode
cpi rmp2,40
brne PC+3
sbi CORE_PIN40_DDRREG,CORE_PIN40_BIT
rjmp EndPinMode
cpi rmp2,41
brne PC+3
sbi CORE_PIN41_DDRREG,CORE_PIN41_BIT
rjmp EndPinMode
cpi rmp2,42
brne PC+3
sbi CORE_PIN42_DDRREG,CORE_PIN42_BIT
rjmp EndPinMode
cpi rmp2,43
brne PC+3
sbi CORE_PIN43_DDRREG,CORE_PIN43_BIT
rjmp EndPinMode
cpi rmp2,44
brne PC+3
sbi CORE_PIN44_DDRREG,CORE_PIN44_BIT
rjmp EndPinMode
cpi rmp2,45
brne PC+3
sbi CORE_PIN45_DDRREG,CORE_PIN45_BIT
rjmp EndPinMode
InputPinMode:
cpi rmp3,INPUT
breq InputPinModeSelect
rjmp InputPullUpPinMode
InputPinModeSelect:
cpi rmp2,0
brne PC+4
cbi CORE_PIN0_DDRREG,CORE_PIN0_BIT
cbi CORE_PIN0_PORTREG,CORE_PIN0_BIT
rjmp ContinuePinMode
cpi rmp2,1
brne PC+4
cbi CORE_PIN1_DDRREG,CORE_PIN1_BIT
cbi CORE_PIN1_PORTREG,CORE_PIN1_BIT
rjmp ContinuePinMode
cpi rmp2,2
brne PC+4
cbi CORE_PIN2_DDRREG,CORE_PIN2_BIT
cbi CORE_PIN2_PORTREG,CORE_PIN2_BIT
rjmp ContinuePinMode
cpi rmp2,3
brne PC+4
cbi CORE_PIN3_DDRREG,CORE_PIN3_BIT
cbi CORE_PIN3_PORTREG,CORE_PIN3_BIT
rjmp ContinuePinMode
cpi rmp2,4
brne PC+4
cbi CORE_PIN4_DDRREG,CORE_PIN4_BIT
cbi CORE_PIN4_PORTREG,CORE_PIN4_BIT
rjmp ContinuePinMode
cpi rmp2,5
brne PC+4
cbi CORE_PIN5_DDRREG,CORE_PIN5_BIT
cbi CORE_PIN5_PORTREG,CORE_PIN5_BIT
rjmp ContinuePinMode
cpi rmp2,6
brne PC+4
cbi CORE_PIN6_DDRREG,CORE_PIN6_BIT
cbi CORE_PIN6_PORTREG,CORE_PIN6_BIT
rjmp ContinuePinMode
cpi rmp2,7
brne PC+4
cbi CORE_PIN7_DDRREG,CORE_PIN7_BIT
cbi CORE_PIN7_PORTREG,CORE_PIN7_BIT
rjmp ContinuePinMode
cpi rmp2,8
brne PC+4
cbi CORE_PIN8_DDRREG,CORE_PIN8_BIT
cbi CORE_PIN8_PORTREG,CORE_PIN8_BIT
rjmp ContinuePinMode
cpi rmp2,9
brne PC+4
cbi CORE_PIN9_DDRREG,CORE_PIN9_BIT
cbi CORE_PIN9_PORTREG,CORE_PIN9_BIT
rjmp ContinuePinMode
cpi rmp2,10
brne PC+4
cbi CORE_PIN10_DDRREG,CORE_PIN10_BIT
cbi CORE_PIN10_PORTREG,CORE_PIN10_BIT
rjmp ContinuePinMode
cpi rmp2,11
brne PC+4
cbi CORE_PIN11_DDRREG,CORE_PIN11_BIT
cbi CORE_PIN11_PORTREG,CORE_PIN11_BIT
rjmp ContinuePinMode
cpi rmp2,12
brne PC+4
cbi CORE_PIN12_DDRREG,CORE_PIN12_BIT
cbi CORE_PIN12_PORTREG,CORE_PIN12_BIT
rjmp ContinuePinMode
cpi rmp2,13
brne PC+4
cbi CORE_PIN13_DDRREG,CORE_PIN13_BIT
cbi CORE_PIN13_PORTREG,CORE_PIN13_BIT
rjmp ContinuePinMode
cpi rmp2,14
brne PC+4
cbi CORE_PIN14_DDRREG,CORE_PIN14_BIT
cbi CORE_PIN14_PORTREG,CORE_PIN14_BIT
rjmp ContinuePinMode
cpi rmp2,15
brne PC+4
cbi CORE_PIN15_DDRREG,CORE_PIN15_BIT
cbi CORE_PIN15_PORTREG,CORE_PIN15_BIT
rjmp ContinuePinMode
cpi rmp2,16
brne PC+4
cbi CORE_PIN16_DDRREG,CORE_PIN16_BIT
cbi CORE_PIN16_PORTREG,CORE_PIN16_BIT
rjmp ContinuePinMode
cpi rmp2,17
brne PC+4
cbi CORE_PIN17_DDRREG,CORE_PIN17_BIT
cbi CORE_PIN17_PORTREG,CORE_PIN17_BIT
rjmp ContinuePinMode
cpi rmp2,18
brne PC+4
cbi CORE_PIN18_DDRREG,CORE_PIN18_BIT
cbi CORE_PIN18_PORTREG,CORE_PIN18_BIT
rjmp ContinuePinMode
cpi rmp2,19
brne PC+4
cbi CORE_PIN19_DDRREG,CORE_PIN19_BIT
cbi CORE_PIN19_PORTREG,CORE_PIN19_BIT
rjmp ContinuePinMode
cpi rmp2,20
brne PC+4
cbi CORE_PIN20_DDRREG,CORE_PIN20_BIT
cbi CORE_PIN20_PORTREG,CORE_PIN20_BIT
rjmp ContinuePinMode
cpi rmp2,21
brne PC+4
cbi CORE_PIN21_DDRREG,CORE_PIN21_BIT
cbi CORE_PIN21_PORTREG,CORE_PIN21_BIT
rjmp ContinuePinMode
cpi rmp2,22
brne PC+4
cbi CORE_PIN22_DDRREG,CORE_PIN22_BIT
cbi CORE_PIN22_PORTREG,CORE_PIN22_BIT
rjmp ContinuePinMode
cpi rmp2,23
brne PC+4
cbi CORE_PIN23_DDRREG,CORE_PIN23_BIT
cbi CORE_PIN23_PORTREG,CORE_PIN23_BIT
rjmp ContinuePinMode
cpi rmp2,24
brne PC+4
cbi CORE_PIN24_DDRREG,CORE_PIN24_BIT
cbi CORE_PIN24_PORTREG,CORE_PIN24_BIT
rjmp ContinuePinMode
cpi rmp2,25
brne PC+4
cbi CORE_PIN25_DDRREG,CORE_PIN25_BIT
cbi CORE_PIN25_PORTREG,CORE_PIN25_BIT
rjmp ContinuePinMode
cpi rmp2,26
brne PC+4
cbi CORE_PIN26_DDRREG,CORE_PIN26_BIT
cbi CORE_PIN26_PORTREG,CORE_PIN26_BIT
rjmp ContinuePinMode
cpi rmp2,27
brne PC+4
cbi CORE_PIN27_DDRREG,CORE_PIN27_BIT
cbi CORE_PIN27_PORTREG,CORE_PIN27_BIT
rjmp ContinuePinMode
cpi rmp2,28
brne PC+4
cbi CORE_PIN28_DDRREG,CORE_PIN28_BIT
cbi CORE_PIN28_PORTREG,CORE_PIN28_BIT
rjmp ContinuePinMode
cpi rmp2,29
brne PC+4
cbi CORE_PIN29_DDRREG,CORE_PIN29_BIT
cbi CORE_PIN29_PORTREG,CORE_PIN29_BIT
rjmp ContinuePinMode
cpi rmp2,30
brne PC+4
cbi CORE_PIN30_DDRREG,CORE_PIN30_BIT
cbi CORE_PIN30_PORTREG,CORE_PIN30_BIT
rjmp ContinuePinMode
cpi rmp2,31
brne PC+4
cbi CORE_PIN31_DDRREG,CORE_PIN31_BIT
cbi CORE_PIN31_PORTREG,CORE_PIN31_BIT
rjmp ContinuePinMode
cpi rmp2,32
brne PC+4
cbi CORE_PIN32_DDRREG,CORE_PIN32_BIT
cbi CORE_PIN32_PORTREG,CORE_PIN32_BIT
rjmp ContinuePinMode
cpi rmp2,33
brne PC+4
cbi CORE_PIN33_DDRREG,CORE_PIN33_BIT
cbi CORE_PIN33_PORTREG,CORE_PIN33_BIT
rjmp ContinuePinMode
cpi rmp2,34
brne PC+4
cbi CORE_PIN34_DDRREG,CORE_PIN34_BIT
cbi CORE_PIN34_PORTREG,CORE_PIN34_BIT
rjmp ContinuePinMode
cpi rmp2,35
brne PC+4
cbi CORE_PIN35_DDRREG,CORE_PIN35_BIT
cbi CORE_PIN35_PORTREG,CORE_PIN35_BIT
rjmp ContinuePinMode
cpi rmp2,36
brne PC+4
cbi CORE_PIN36_DDRREG,CORE_PIN36_BIT
cbi CORE_PIN36_PORTREG,CORE_PIN36_BIT
rjmp ContinuePinMode
cpi rmp2,37
brne PC+4
cbi CORE_PIN37_DDRREG,CORE_PIN37_BIT
cbi CORE_PIN37_PORTREG,CORE_PIN37_BIT
rjmp ContinuePinMode
cpi rmp2,38
brne PC+4
cbi CORE_PIN38_DDRREG,CORE_PIN38_BIT
cbi CORE_PIN38_PORTREG,CORE_PIN38_BIT
rjmp ContinuePinMode
cpi rmp2,39
brne PC+4
cbi CORE_PIN39_DDRREG,CORE_PIN39_BIT
cbi CORE_PIN39_PORTREG,CORE_PIN39_BIT
rjmp ContinuePinMode
cpi rmp2,40
brne PC+4
cbi CORE_PIN40_DDRREG,CORE_PIN40_BIT
cbi CORE_PIN40_PORTREG,CORE_PIN40_BIT
rjmp ContinuePinMode
cpi rmp2,41