{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":350201349,"defaultBranch":"main","name":"riscv-operating-system-mooc","ownerLogin":"plctlab","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2021-03-22T04:01:04.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/74488655?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1712728398.0","currentOid":""},"activityList":{"items":[{"before":"1435d12865cf624f14f0c2f1f3c43d80b024ab63","after":"8ae2594d39018f1f4db1d19737fa484c01a07c1f","ref":"refs/heads/rvos4duo","pushedAt":"2024-05-16T01:19:38.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"Improve serial port printing compatibility\n\nWhen using the ch34x USB2TTL adapter cable, garbled characters\nwill be printed on the serial console.\nDetailed rootcause analysis, please see [1].\n\nLearn the patch and update fsbl binaries and rvos serial port\nbaud rate settings.\n\nHowever, according to my test observations, the ch34x chip is still not\nstable enough, and there will still be a small period of garbled code\nat the beginning of startup, so it is recommended to use FT232.\n\nLink [1]: https://community.milkv.io/t/set-the-baud-rate-to-115200-before-uboot/959\n\nSigned-off-by: Chen Wang <unicorn_wang@outlook.com>","shortMessageHtmlLink":"Improve serial port printing compatibility"}},{"before":"9dc496bdb08d968051741a4ae774c847e98deaa9","after":"a61bddb27c8bc6e574083e98d2a87fa6a10d0fbc","ref":"refs/heads/rv64","pushedAt":"2024-05-16T01:16:05.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"Add RV64 support.\n\nSigned-off-by: Wang Chen <wangchen20@iscas.ac.cn>","shortMessageHtmlLink":"Add RV64 support."}},{"before":"7fccb88af1077b334fde975236e64b53f774ded7","after":"1435d12865cf624f14f0c2f1f3c43d80b024ab63","ref":"refs/heads/rvos4duo","pushedAt":"2024-05-15T09:14:02.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"Improve serial port printing compatibility\n\nWhen using the ch34x USB2TTL adapter cable, garbled characters\nwill be printed on the serial console.\nDetailed rootcause analysis, please see [1].\n\nLearn the patch and update fsbl binaries and rvos serial port\nbaud rate settings.\n\nHowever, according to my test observations, the ch34x chip is still not\nstable enough, and there will still be a small period of garbled code\nat the beginning of startup, so it is recommended to use FT232.\n\nLink [1]: https://community.milkv.io/t/set-the-baud-rate-to-115200-before-uboot/959\n\nSigned-off-by: Chen Wang <unicorn_wang@outlook.com>","shortMessageHtmlLink":"Improve serial port printing compatibility"}},{"before":"7df4ae5a19d8b310783a6196e0bd874f2201cf44","after":"a982ea7317e83b7ad016c8ec28b7846dd43ae096","ref":"refs/heads/main","pushedAt":"2024-04-10T23:46:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"update reamdme_zh, add info about porting rvos\n\nSigned-off-by: Chen Wang <wangchen20@iscas.ac.cn>","shortMessageHtmlLink":"update reamdme_zh, add info about porting rvos"}},{"before":null,"after":"7fccb88af1077b334fde975236e64b53f774ded7","ref":"refs/heads/rvos4duo","pushedAt":"2024-04-10T05:23:37.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"Add scripts to create fip.bin for duo.\n\nchip_conf.py & fiptool.py are from https://github.com/sophgo/fsbl,\nthanks.\n\nBinaries under prebuild are built by myself with\nhttps://github.com/sophgo/sophpi,\n- branch sg200x-evb,\n- commitID: e270474df55aa92e0981fd73ceb82b86d44d1bcd\n\nSigned-off-by: Chen Wang <unicorn_wang@outlook.com>","shortMessageHtmlLink":"Add scripts to create fip.bin for duo."}},{"before":null,"after":"9dc496bdb08d968051741a4ae774c847e98deaa9","ref":"refs/heads/rv64","pushedAt":"2024-04-10T05:23:18.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"Add RV64 support.\n\nSigned-off-by: Wang Chen <wangchen20@iscas.ac.cn>","shortMessageHtmlLink":"Add RV64 support."}},{"before":"0cacbd6a22542024fc8de1679d15f91f7420b797","after":"7df4ae5a19d8b310783a6196e0bd874f2201cf44","ref":"refs/heads/main","pushedAt":"2024-03-28T01:12:01.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"optimize the uart get process\n\nAlso remove the while in uart_isr. Generally unlimited loop in interrupt\nhandler is not recommended.\n\nSigned-off-by: Wang Chen <unicorn_wang@outlook.com>","shortMessageHtmlLink":"optimize the uart get process"}},{"before":"2fcd517c7853a077b89988b88d27b87c524004c4","after":"0cacbd6a22542024fc8de1679d15f91f7420b797","ref":"refs/heads/main","pushedAt":"2024-03-27T08:44:53.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"remove qq group 1 from the readme.\n\nSigned-off-by: Wang Chen <wangchen20@iscas.ac.cn>","shortMessageHtmlLink":"remove qq group 1 from the readme."}},{"before":"992b0ba91cb2c59ecee3a5c04c26ee526d953117","after":"2fcd517c7853a077b89988b88d27b87c524004c4","ref":"refs/heads/main","pushedAt":"2024-03-27T06:58:43.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"Use %p to print pointer\n\nWe use %ld to print mcause.code to compatilbe with rv64 and it do\nno harm for rv32.\n\nSigned-off-by: Wang Chen <wangchen20@iscas.ac.cn>","shortMessageHtmlLink":"Use %p to print pointer"}},{"before":"4698c95063d50428a7c11b289e8b4c1c213810f0","after":"992b0ba91cb2c59ecee3a5c04c26ee526d953117","ref":"refs/heads/main","pushedAt":"2024-03-25T13:15:56.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"fixed bug for syscall example\n\nThe original logic of setting mstatus has problem.\nThe or directive cannot set .MPP to 0.\n\nOptimize the original code and use csrs and csrc instead.\n\nNote we cannot assume the default value of mstatus is zero.\nrvos may not be the first one to run on the system/virt.\nIt just so lucky that the initial value of mstatus is zero\non QEMU/virt.\n\nSigned-off-by: Wang Chen <wangchen20@iscas.ac.cn>","shortMessageHtmlLink":"fixed bug for syscall example"}},{"before":"c0e6ce15f01c6aaf5d5765021c0be8935de0a762","after":"4698c95063d50428a7c11b289e8b4c1c213810f0","ref":"refs/heads/main","pushedAt":"2024-03-06T11:49:12.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"fixed PLIC_MENABLE issue\n\nLearn from https://github.com/LiuJiLan/RVOS_On_VisionFive2.\nThanks.\n\nSigned-off-by: Wang Chen <wangchen20@iscas.ac.cn>","shortMessageHtmlLink":"fixed PLIC_MENABLE issue"}},{"before":"0446eb2b9d2ab459b35298c4a0e3519314b91f40","after":"c0e6ce15f01c6aaf5d5765021c0be8935de0a762","ref":"refs/heads/main","pushedAt":"2024-02-01T11:46:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"added QQ group 2\n\nSigned-off-by: Wang Chen <wangchen20@iscas.ac.cn>","shortMessageHtmlLink":"added QQ group 2"}},{"before":"27723d09ed137da728687272d428068c564e68df","after":"0446eb2b9d2ab459b35298c4a0e3519314b91f40","ref":"refs/heads/main","pushedAt":"2024-01-06T01:43:04.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"fixed bug #I85M48\n\nhttps://gitee.com/unicornx/riscv-operating-system-mooc/issues/I85M48\n\nSigned-off-by:  Wang Chen <wangchen20@iscas.ac.cn>","shortMessageHtmlLink":"fixed bug #I85M48"}},{"before":"2474692c8b5658f445854383867311f341dc4bdf","after":"27723d09ed137da728687272d428068c564e68df","ref":"refs/heads/main","pushedAt":"2023-12-19T00:36:26.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"Compatible support for new gcc\n\nWith gcc version >= 11.1.0, to support new ISA spec changes, which\nmoved some instructions from the I extension to the Zicsr and Zifencei\nextensions, we have to explicitly specify Zicsr and Zifencei via -march.\nBut it is not required for old gcc versions.\n\nTo cope with both cases, we use rv32g instead of rv32ima.\n\"g\" = \"imafd\". RVOS doesn't use \"f\" & \"d\", and we also don't want \"c\".\n\nWe use \"g\" to just to make life easy, otherwise we may have to intriduce\nsome mechanism to judge and differ the version of gcc used.\n\nAlso updated some comments to move to rv32g and don't involve words such\nas \"rv32ima\".\n\nSigned-off-by: Chen Wang <wangchen20@iscas.ac.cn>","shortMessageHtmlLink":"Compatible support for new gcc"}},{"before":"457713c30e7b5600ea75c3950519406107306309","after":"2474692c8b5658f445854383867311f341dc4bdf","ref":"refs/heads/main","pushedAt":"2023-12-18T23:51:44.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"Fix uses of .align\n\nThe GNU assembler responds to .align in a platform-dependent way. For a\nuse of '.align x', gas will align to 'x' bytes for some platforms,\nbut '2^x' bytes for other platforms including RISC-V. We are currently\nreserving too much space with .align, so correct them by switching to\nthe more predictable .balign directive.\n\nSigned-off-by: Hunter <>","shortMessageHtmlLink":"Fix uses of .align"}},{"before":"a94fb0cd58092e938fb1f3d2510d17831031284c","after":"457713c30e7b5600ea75c3950519406107306309","ref":"refs/heads/main","pushedAt":"2023-06-18T07:36:20.478Z","pushType":"push","commitsCount":1,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"Don't set MPIE explicitly\n\nBecause according to ISA specification: interrupts for M-mode, which\nis higher than U-mode, are always globally enabled regardless of the\nsetting of the global MIE bit.\nWe don't set mstatus.MPIE to 1 explicitly to avoid misleading people\ninto thinking it is must-haveto-do.\n\nSigned-off-by: Wang Chen <wangchen20@iscas.ac.cn>\nCo-authored-by: LiuJiLan <ldc31415926@126.com>","shortMessageHtmlLink":"Don't set MPIE explicitly"}},{"before":"6d2c046c67fa7b579b06bd13db3d09c56a6b8acc","after":"a94fb0cd58092e938fb1f3d2510d17831031284c","ref":"refs/heads/main","pushedAt":"2023-06-17T23:45:32.676Z","pushType":"push","commitsCount":1,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"stack pointer aligment\n\nFollowing the standard RISC-V calling convention, make sure\nthe stack pointer sp is always 16-byte aligned.\n\nFixed an issue, make sure the sp of task point to the bottom\nof the stack, while originally we waste one byte (forgive my\nstupid ~~~).\n\nSigned-off-by: Wang Chen <wangchen20@iscas.ac.cn>","shortMessageHtmlLink":"stack pointer aligment"}},{"before":"f77939f1e81a0f3921e303573fc11f955e0de943","after":"6d2c046c67fa7b579b06bd13db3d09c56a6b8acc","ref":"refs/heads/main","pushedAt":"2023-06-17T09:18:57.073Z","pushType":"push","commitsCount":1,"pusher":{"login":"unicornx","name":"Chen Wang","path":"/unicornx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2476165?s=80&v=4"},"commit":{"message":"don't save/retore gp&tp\n\nSigned-off-by: Wang Chen <wangchen20@iscas.ac.cn>\nCo-authored-by: LiuJiLan <ldc31415926@126.com>","shortMessageHtmlLink":"don't save/retore gp&amp;tp"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAESxvHFAA","startCursor":null,"endCursor":null}},"title":"Activity · plctlab/riscv-operating-system-mooc"}