{"payload":{"header_redesign_enabled":false,"results":[{"id":"90702468","archived":false,"color":"#DAE1C2","followers":798,"has_funding_file":false,"hl_name":"syntacore/scr1","hl_trunc_description":"SCR1 is a high-quality open-source RISC-V MCU core in Verilog","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":90702468,"name":"scr1","owner_id":15092258,"owner_login":"syntacore","updated_at":"2024-05-15T13:34:40.450Z","has_issues":true}},"sponsorable":false,"topics":["core","riscv","rtl","ip","verilog","risc-v","rv32i","rv32e","rv32imc","rv32emc"],"type":"Public","help_wanted_issues_count":2,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asyntacore%252Fscr1%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/syntacore/scr1/star":{"post":"I5mdplQGBO-4TY0ZwVIzHd-qbyZOMjWTR-_akhpa1ZczFlfXU0TDXpKecl6f5gQ_pz2o0UtOt_sWBRfKu9xtFw"},"/syntacore/scr1/unstar":{"post":"zpyimlMcuoTVGazJnV_ucBaVbnyYWtBbmdQ_izgH-AiQ6_c8Fhl-wQEUBuBb7CynrYqC1Z7pisRELa-lC1dFDw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"8j4gii4LHAYcbBISnVR1-OvJ1CJhlCD_3mzDKJWK2gKsEiDZkQ2GsZPkGLX1uYmAVW_WBYpso8tmGiCjKUgrCQ"}}},"title":"Repository search results"}