{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":169157520,"defaultBranch":"system76","name":"coreboot","ownerLogin":"system76","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2019-02-04T22:08:20.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/2448433?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1717445005.0","currentOid":""},"activityList":{"items":[{"before":"c606e735a781b6affbe48483a283c35f70312f26","after":"aa3f1ae513ae9dac89c98f07b7a161514f15fe83","ref":"refs/heads/upstream-82731","pushedAt":"2024-06-05T14:34:15.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/intel/mtl: Set HDA subsystem ID during FSP-M\n\nIntel introduced a new UPD specifically for setting the HDA subsystem ID\nin FSP-M. Using SiSsidTablePtr in FSP-S no longer works as it will be\nlocked with a default value of 0 by that point.\n\nTested on Clevo V560TU with MTL FSP 4122.12 (0D.00.A8.20).\n\nTEST=PCI config space for HDA device has subsystem ID set.\n\nChange-Id: I5e668747d99b955b0a3946524c5918d328b8e1d3\nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"soc/intel/mtl: Set HDA subsystem ID during FSP-M"}},{"before":"8221fdd7c14b600b3e423221885091ac7043ec63","after":"c606e735a781b6affbe48483a283c35f70312f26","ref":"refs/heads/upstream-82731","pushedAt":"2024-06-05T14:14:41.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/intel/mtl: Set HDA subsystem ID during FSP-M\n\nIntel introduced a new UPD specifically for setting the HDA subsystem ID\nin FSP-M. Using SiSsidTablePtr in FSP-S no longer works as it will be\nlocked with a default value of 0 by that point.\n\nChange-Id: I5e668747d99b955b0a3946524c5918d328b8e1d3\nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"soc/intel/mtl: Set HDA subsystem ID during FSP-M"}},{"before":"178a5054b34092bb8380e25368d8dc8493a2f5ed","after":"96084d59570adabcf120c4ec28ea02cceec33e49","ref":"refs/heads/main","pushedAt":"2024-06-04T18:08:18.000Z","pushType":"push","commitsCount":7,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"payloads/external/leanefi/Makefile: Fix clean target\n\nJust follow the examples of other payloads and simply remove the build\ndirectory of said payload.\n\nChange-Id: Idf2a8f3b9ecbb300514d2d1deede76785fd402b7\nSigned-off-by: Maximilian Brune \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82897\nTested-by: build bot (Jenkins) \nReviewed-by: Felix Singer ","shortMessageHtmlLink":"payloads/external/leanefi/Makefile: Fix clean target"}},{"before":"2ff9db12213feba637e9669d45c4dcda234eff98","after":"d141a3054dd65cb204aeba0a0e97ab0046fc3206","ref":"refs/heads/rebase-24.05","pushedAt":"2024-06-03T20:56:15.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/intel/meteorlake: increase cbfs and preram cbmem console sizes\n\nThese values were taken from alderlake.\n\nChange-Id: Ib790c7d52748156b25bad423ed082c1b51a33550\nSigned-off-by: Jeremy Soller ","shortMessageHtmlLink":"soc/intel/meteorlake: increase cbfs and preram cbmem console sizes"}},{"before":"fc7d5cd3aaefade90acb198920ec48a6e367457d","after":"10a89f6927c713022785965fd2cc5e311602c782","ref":"refs/heads/upstream-82788","pushedAt":"2024-06-03T20:54:16.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"mb/system76/mtl: Add Lemur Pro 13\n\nThe Lemur Pro 13 (lemp13) is an Intel Meteor Lake-U based board.\n\nThere are 2 variants to differentiate which keyboard design the unit\nuses, as they require different EC firmware.\n\nChange-Id: Icac8c7dafd6371881622d797f399f8ddbe13cbce\nSigned-off-by: Jeremy Soller \nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"mb/system76/mtl: Add Lemur Pro 13"}},{"before":"78a3ae394db84ff28a27fb29c0f60446bfb94297","after":"d3ab11534dbfa3bb4ec0e082483d4f0c716dfa1c","ref":"refs/heads/upstream-82609","pushedAt":"2024-06-03T20:54:01.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"mb/system76/mtl: Add Darter Pro 10\n\nThe Darter Pro 10 (darp10) is an Intel Meteor Lake-H based board.\n\nThere are 2 variants in order to differentiate the 14\" and 16\" models,\nas they have different keyboards and so have different EC firmware.\n\nChange-Id: Iaef03a47cf108591ef823bfa779777c7c05c6337\nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"mb/system76/mtl: Add Darter Pro 10"}},{"before":"31a37dd7d411f53667609b6547243a57397b687b","after":"2ff9db12213feba637e9669d45c4dcda234eff98","ref":"refs/heads/rebase-24.05","pushedAt":"2024-06-03T20:45:19.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/intel/meteorlake: increase cbfs and preram cbmem console sizes\n\nThese values were taken from alderlake.\n\nChange-Id: Ib790c7d52748156b25bad423ed082c1b51a33550\nSigned-off-by: Jeremy Soller ","shortMessageHtmlLink":"soc/intel/meteorlake: increase cbfs and preram cbmem console sizes"}},{"before":null,"after":"fc7d5cd3aaefade90acb198920ec48a6e367457d","ref":"refs/heads/upstream-82788","pushedAt":"2024-06-03T20:03:25.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"mb/system76/mtl: Add Lemur Pro 13\n\nThe Lemur Pro 13 (lemp13) is an Intel Meteor Lake-U based board.\n\nThere are 2 variants to differentiate which keyboard design the unit\nuses, as they require different EC firmware.\n\nChange-Id: Icac8c7dafd6371881622d797f399f8ddbe13cbce\nSigned-off-by: Jeremy Soller \nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"mb/system76/mtl: Add Lemur Pro 13"}},{"before":"c097c4788b4d9e770327193d26ea708f315d8307","after":"178a5054b34092bb8380e25368d8dc8493a2f5ed","ref":"refs/heads/main","pushedAt":"2024-06-03T19:42:37.000Z","pushType":"push","commitsCount":15,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"tree: Use calloc(n, sizeof(struct)) insteadof calloc(sizeof(struct), n)\n\nChange-Id: I5e67e370d4eb8fe28227843bbca34db06ad84b26\nSigned-off-by: Elyes Haouas \nReviewed-on: https://review.coreboot.org/c/coreboot/+/82786\nReviewed-by: Nico Huber \nTested-by: build bot (Jenkins) ","shortMessageHtmlLink":"tree: Use calloc(n, sizeof(struct)) insteadof calloc(sizeof(struct), n)"}},{"before":"5bbe0259a1e9e51750fb761f582bc9a74ef0c6ac","after":null,"ref":"refs/heads/upstream-81126","pushedAt":"2024-06-03T18:07:43.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"}},{"before":"fad83a2bfdcc20e6c5d682377377e0b4e23fa011","after":null,"ref":"refs/heads/upstream-81641","pushedAt":"2024-06-03T18:07:36.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"}},{"before":"3e70fa5f97107fbb3c1e27ec52105d7039a4a2a7","after":null,"ref":"refs/heads/upstream-75283","pushedAt":"2024-06-03T18:05:34.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"}},{"before":"8074cd5a132e8e7273279edfa059871bf4144bf7","after":null,"ref":"refs/heads/upstream-82732","pushedAt":"2024-06-03T18:05:14.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"}},{"before":"886c2e77ea896a5d39cda22970c9a358ded6b7a3","after":null,"ref":"refs/heads/upstream-82700","pushedAt":"2024-06-03T18:00:08.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"}},{"before":"a68ccd87b8c2a97d2f888524d5aa9fa227ee88b3","after":null,"ref":"refs/heads/upstream-82725","pushedAt":"2024-06-03T18:00:00.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"}},{"before":"1fbccedfe99a093572daf5c116100f9162134018","after":null,"ref":"refs/heads/upstream-82726","pushedAt":"2024-06-03T17:59:48.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"}},{"before":"d68682f1de08a25265cab4a11fda62b65cf362ed","after":null,"ref":"refs/heads/upstream-82730","pushedAt":"2024-06-03T17:59:36.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"}},{"before":"794f3ad343ed0c9a717a01e8b5a4cc4d826657c4","after":"d68682f1de08a25265cab4a11fda62b65cf362ed","ref":"refs/heads/upstream-82730","pushedAt":"2024-06-01T08:04:57.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/intel/meteorlake: Enable USB2 port reset message on Type-C ports\n\nApply commit c6b65c1a811e (\"soc/intel/alderlake: Enable USB2 port reset\nmessage on Type-C ports\") to Meteor Lake.\n\nThis change is added to address the issue of USB3 ports downgrading to\nhigh speed during low power modes and not returning back to super speed.\n\nThe patch enables port reset event on USB2 ports. This event is\nis passed to USB3 upstream ports to upgrade back to super speed (USB3)\nafter a downgrade during low power state.\n\nChange-Id: Iac702a8d8edd2b3b7e03abcac020be7e45335821\nSigned-off-by: Jeremy Soller \nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"soc/intel/meteorlake: Enable USB2 port reset message on Type-C ports"}},{"before":"d9b04904b8531e103565a535ce7cfc2a3b28a8e4","after":"794f3ad343ed0c9a717a01e8b5a4cc4d826657c4","ref":"refs/heads/upstream-82730","pushedAt":"2024-06-01T01:49:17.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/intel/meteorlake: Enable USB2 port reset message on Type-C ports\n\nApply commit c6b65c1a811e (\"soc/intel/alderlake: Enable USB2 port reset\nmessage on Type-C ports\") to Meteor Lake.\n\nThis change is added to address the issue of USB3 ports downgrading to\nhigh speed during low power modes and not returning back to super speed.\n\nThe patch enables port reset event on USB2 ports. This event is\nis passed to USB3 upstream ports to upgrade back to super speed (USB3)\nafter a downgrade during low power state.\n\nChange-Id: Iac702a8d8edd2b3b7e03abcac020be7e45335821\nSigned-off-by: Jeremy Soller \nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"soc/intel/meteorlake: Enable USB2 port reset message on Type-C ports"}},{"before":null,"after":"d87fb53d739c9cf5d1a28ccb567a43316a76175c","ref":"refs/heads/upstream-82733","pushedAt":"2024-06-01T01:24:33.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/intel/mtl: Fill in SPD data on both channels of DDR5 memory\n\nApply CB:75284 to Meteor Lake.\n\nCB:52731 introduced support for reading SPD from the EEPROM via SMBus.\nReplace the now unneeded workaround for DDR5 with filling in the correct\nchannels for DDR5.\n\nChange-Id: I600d8fd480cb84d5dcb679e4f0bdeeaaebfab386\nSigned-off-by: Jeremy Soller \nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"soc/intel/mtl: Fill in SPD data on both channels of DDR5 memory"}},{"before":"d2086d8da5693f9eba3f84ccb13734d0bc856752","after":"6648fefb14c6f12c9ee7e4d68ea6f5f8ef8b65ba","ref":"refs/heads/upstream-75284","pushedAt":"2024-06-01T01:23:33.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/intel/adl: Fill in SPD data on both channels of DDR5 memory\n\nCB:52731 introduced support for reading SPD from the EEPROM via SMBus.\nReplace the now unneeded workaround for DDR5 with filling in the correct\nchannels for DDR5.\n\nChange-Id: I5a92199a7cd2718e9396f0dac8257df40e4f834c\nSigned-off-by: Jeremy Soller \nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"soc/intel/adl: Fill in SPD data on both channels of DDR5 memory"}},{"before":"cae0e8f051d7f36a954aebe98f63e8e77500739f","after":"67a7ee7eb82e6b1eac1f26af380591171af3a9db","ref":"refs/heads/upstream-52731","pushedAt":"2024-06-01T01:17:33.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/common/smbus: Support reading SPD5 hubs for DDR5\n\nDDR5 uses a Serial Presence Detect (SPD) with hub function\n(SPD5 hub device) to store the SPD data. The SPD5 hub has 1024 bytes of\nEEPROM (`CONFIG_DIMM_SPD_SIZE=1024`).\n\nChange-Id: Ic5e6c58f255bef86b68ce90a4f853bf4e7c7ccfe\nCo-authored-by: Meera Ravindranath \nSigned-off-by: Jeremy Soller \nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"soc/common/smbus: Support reading SPD5 hubs for DDR5"}},{"before":null,"after":"98b7d0457467bf83fffc3fa7acdf80bc1efbf21d","ref":"refs/heads/upstream-52731-test","pushedAt":"2024-06-01T00:59:25.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/common/smbus: Support reading SPD5 hubs for DDR5\n\nDDR5 uses a Serial Presence Detect (SPD) with hub function\n(SPD5 hub device) to store the SPD data. The SPD5 hub has 1024 bytes of\nEEPROM (`CONFIG_DIMM_SPD_SIZE=1024`).\n\nTested on Clevo V560TU (system76/darp10) with 2x Crucial CT16G48C40S5\nDIMMs.\n\nChange-Id: Ic5e6c58f255bef86b68ce90a4f853bf4e7c7ccfe\nCo-authored-by: Meera Ravindranath \nSigned-off-by: Jeremy Soller \nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"soc/common/smbus: Support reading SPD5 hubs for DDR5"}},{"before":null,"after":"8074cd5a132e8e7273279edfa059871bf4144bf7","ref":"refs/heads/upstream-82732","pushedAt":"2024-06-01T00:31:37.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/intel/common/block/smbus: Ensure that full DDR5 SPD is read\n\nChange-Id: I8be865e7a3702245f50fd62479dcc52e67933145\nSigned-off-by: Jeremy Soller ","shortMessageHtmlLink":"soc/intel/common/block/smbus: Ensure that full DDR5 SPD is read"}},{"before":"8b03cc566199c1db6e7d40967b401794759d9158","after":"3e70fa5f97107fbb3c1e27ec52105d7039a4a2a7","ref":"refs/heads/upstream-75283","pushedAt":"2024-06-01T00:14:59.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"lib,soc/intel/common/block/smbus: Use a SPD length of 512 bytes for DDR5\n\nChange-Id: I8bdc4c676a0f571fd8f34e078f6a1c73a2e90a87\nSigned-off-by: Jeremy Soller \nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"lib,soc/intel/common/block/smbus: Use a SPD length of 512 bytes for DDR5"}},{"before":"a7d18650ffd0057e1878ccd8b975a52c29457e51","after":"d2086d8da5693f9eba3f84ccb13734d0bc856752","ref":"refs/heads/upstream-75284","pushedAt":"2024-06-01T00:08:33.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/intel/adl: Fill in SPD data on both channels of DDR5 memory\n\nCB:52731 introduced support for reading SPD from the EEPROM via SMBus.\nReplace the now unneeded workaround for DDR5 with filling in the correct\nchannels for DDR5.\n\nChange-Id: I5a92199a7cd2718e9396f0dac8257df40e4f834c\nSigned-off-by: Jeremy Soller \nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"soc/intel/adl: Fill in SPD data on both channels of DDR5 memory"}},{"before":"ad44bb802d83e0c7dc8a84d10b008fc9676931c1","after":"cae0e8f051d7f36a954aebe98f63e8e77500739f","ref":"refs/heads/upstream-52731","pushedAt":"2024-06-01T00:08:16.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/common/smbus: Add support for reading spd data via smbus for DDR5\n\nDDR5 uses a Serial Presence Detect EEPROM with hub function\n(SPD5 hub device) to store the spd data.\nThis CL adds support to read the spd5 hub device via smbus.\n\nBUG=b:180458099\nTEST=Boot adlrvp DDR5 board to kernel\n\nSigned-off-by: Meera Ravindranath \nChange-Id: Ic5e6c58f255bef86b68ce90a4f853bf4e7c7ccfe","shortMessageHtmlLink":"soc/common/smbus: Add support for reading spd data via smbus for DDR5"}},{"before":null,"after":"8221fdd7c14b600b3e423221885091ac7043ec63","ref":"refs/heads/upstream-82731","pushedAt":"2024-06-01T00:01:35.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/intel/mtl: Set HDA subsystem ID during FSP-M\n\nIntel introduced a new UPD specifically for setting the HDA subsystem ID\nin FSP-M. Using SiSsidTablePtr in FSP-S no longer works as it will be\nlocked with a default value of 0 by that point.\n\nChange-Id: I5e668747d99b955b0a3946524c5918d328b8e1d3\nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"soc/intel/mtl: Set HDA subsystem ID during FSP-M"}},{"before":null,"after":"d9b04904b8531e103565a535ce7cfc2a3b28a8e4","ref":"refs/heads/upstream-82730","pushedAt":"2024-05-31T23:49:48.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/intel/meteorlake: Enable USB2 port reset message on Type-C ports\n\nApply c6b65c1a811e (\"soc/intel/alderlake: Enable USB2 port reset message\non Type-C ports\") to Meteor Lake.\n\nThis change is added to address the issue of USB3 ports downgrading to\nhigh speed during low power modes and not returning back to super speed.\n\nThe patch enables port reset event on USB2 ports. This event is\nis passed to USB3 upstream ports to upgrade back to super speed (USB3)\nafter a downgrade during low power state.\n\nChange-Id: Iac702a8d8edd2b3b7e03abcac020be7e45335821\nSigned-off-by: Jeremy Soller \nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"soc/intel/meteorlake: Enable USB2 port reset message on Type-C ports"}},{"before":null,"after":"71f2fb6db6d187497f7998da3d49a25b6eb05721","ref":"refs/heads/upstream-82729","pushedAt":"2024-05-31T23:40:30.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"crawfxrd","name":"Tim Crawford","path":"/crawfxrd","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5222085?s=80&v=4"},"commit":{"message":"soc/intel/mtl: Hook up GMA ACPI brightness controls\n\nAdd function needed to generate ACPI backlight control SSDT, along with\nKconfig values for accessing the registers.\n\nChange-Id: Ied08e5e9fe4913bd60474ed7dcf88b945172558d\nSigned-off-by: Jeremy Soller \nSigned-off-by: Tim Crawford ","shortMessageHtmlLink":"soc/intel/mtl: Hook up GMA ACPI brightness controls"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEXTs5bAA","startCursor":null,"endCursor":null}},"title":"Activity ยท system76/coreboot"}