Benchmark of precision-scalable MAC unit architectures for embedded neural-network processing
-
Updated
Dec 4, 2019
Benchmark of precision-scalable MAC unit architectures for embedded neural-network processing
Tiny Tapeout 04 Logic IC. Erics submission of his first real microchip doing basic safety chain control
Log visualizer for Whatsminer ASIC machines
Web-based map of the Gameboy DMG-CPU B with overlays
A year before the first iPhone launched (2007), I worked on improving the robustness of WiFi chipsets for mobile devices using a data modulation technique called Orthogonal Frequency Division Multiplexing (OFDM). My main focus was developing a low power design for an OFDM core, which would minimize battery drain; thus avoiding the need for bigge…
high abstraction synthesis
E&D Skill Application Manager (SAM)
Design of a BIST module for RISC-V fault testing
Hdl is a tool for easing the work with hardware description languages.
Add a description, image, and links to the asic topic page so that developers can more easily learn about it.
To associate your repository with the asic topic, visit your repo's landing page and select "manage topics."