axi
Here are 67 public repositories matching this topic...
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
-
Updated
May 27, 2024 - SystemVerilog
SD-Card controller, using either SPI, SDIO, or eMMC interfaces
-
Updated
May 23, 2024 - Verilog
Code generation tool for control and status registers
-
Updated
May 15, 2024 - Ruby
Common SystemVerilog RTL modules for RgGen
-
Updated
May 15, 2024 - SystemVerilog
3 stage pipeline implementation of a digital circuit that calculates DIT FFT in 8 points. It is made as an AXI-Lite Slave IP in AMD Vivado. It is successfully implemented in a block design that contains a Microblaze processor as the Master, an AXI Interconnect as the Bridge and the AXI-Lite FFT IP as Slave.
-
Updated
Apr 13, 2024 - VHDL
FPU that does all the 4 fundamental arithmetic operations made as an AXI-Lite Slave IP in AMD Vivado. IEEE 754 was used. It can be successfully implemented on an Arty S7-50 FPGA board.
-
Updated
Apr 13, 2024 - VHDL
XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA
-
Updated
Mar 7, 2024 - Tcl
Реализация AXI интерфейса на SystemVerilog
-
Updated
Mar 6, 2024 - SystemVerilog
A comprehensive MERN stack project for online learning, connecting students with teachers, enabling class management, assignments, and seamless admin oversight.
-
Updated
Jan 7, 2024 - JavaScript
A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that reads integers input on the switches sequentially, adds them up and displays them on the 7 segment diaplay. Demonstrates Microblaze, AXI and AXI streams.
-
Updated
Dec 3, 2023 - C
Improve this page
Add a description, image, and links to the axi topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the axi topic, visit your repo's landing page and select "manage topics."