An HDL package manager.
-
Updated
May 24, 2024 - Rust
An HDL package manager.
https://github.com/krevanth/FreeAHB : The official GIT repo of FreeAHB. (C) 2017-2024 Revanth Kamaraj. FreeAHB is an AHB 2.0 manager. Note that https://github.com/krevanth/FreeAHB was unintentionally deleted but has now been restored from backups on 22/05/2024. Sadly, the fork list, issues, stars and watchers could not be restored.
https://github.com/krevanth/ZAP : The official GIT repo of ZAP. (C) 2016-2024 Revanth Kamaraj. ZAP is capable of executing legacy ARM V5TE binaries. Note that https://github.com/krevanth/ZAP was unintentionally deleted but has now been restored from backups on 23/11/2023. Sadly, the fork list, issues, stars and watchers couldn't be restored.
RISC-V Linux SoC, marchID: 0x2b
Haskell to VHDL/Verilog/SystemVerilog compiler
pulp_soc is the core building component of PULP based SoCs
SystemVerilog compiler and language services
Методические материалы по разработке процессора архитектуры RISC-V
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
System Level Simulation and ASIC hardening flow for various designs using Systemverilog, Verilator and OpenROAD
The goal of ECE 385 course is to teach students to design, build, and test/debug a digital system, which can be a 16-bit microprocessor, a dedicated logic core, or a system-on-a-chip (SoC) platform
Functional verification project for the CORE-V family of RISC-V cores.
🐢
A modified GameBoy APU designed to play MIDI sequences
A SystemVerilog Language Server
Add a description, image, and links to the systemverilog topic page so that developers can more easily learn about it.
To associate your repository with the systemverilog topic, visit your repo's landing page and select "manage topics."