#

uvm

Here are 179 public repositories matching this topic...

iDoka / ipyxact

Python-based IP-XACT parser

asic fpga xml eda spirit rtl asciidoc ip verilog ip-xact soc vlsi uvm ip-core design-automation accellera ieee-1685 ieee1685

Updated Mar 27, 2017
Python

iDoka / ipxact-cli-tools

IP-XACT based CLI-tools

asic fpga xml eda spirit rtl asciidoc ip verilog ip-xact soc vlsi uvm ip-core design-automation accellera ieee-1685 ieee1685

Updated Apr 12, 2017
Mako

uvmdebug / uvm_debug

UVM interactive debug library

systemverilog uvm

Updated May 11, 2017
SystemVerilog

jchengX / AXI_DRIVER

systemverilog uvm axi

Updated Jun 5, 2017
SystemVerilog

jchengX / MAC_BFM

wifi

verification systemverilog uvm 802-11

Updated Jun 13, 2017
SystemVerilog

imokanj / gpio_agent

General Purpose I/O agent written in UVM

simulation systemverilog uvm uvc

Updated Jun 29, 2017
SystemVerilog

nelsoncsc / easyUVM

A simple UVM example with DPI

uvm systemverilog-hdl functional-verification

Updated Aug 7, 2017
SystemVerilog

nelsoncsc / basic_uvmc

A simple testbench with two refmods using UVM Connect

systemc uvm systemverilog-hdl functional-verification

Updated Aug 7, 2017
SystemVerilog

nelsoncsc / basic_uvmc_oct

A simple UVM testbench using UVM Connect and Octave

octave systemc uvm systemverilog-hdl functional-verification

Updated Aug 7, 2017
SystemVerilog

svuvm12 / uvm_all_wr_rd

UVM register sequence to write all registers and read back with fix pattern

Updated Oct 11, 2017
SystemVerilog

uwesimm / uvm-indirect-registers

an infrastructure to implement arbitrary indirect registers on top of uvm

register systemverilog uvm sv cadence dvcon ieee1800-2

Updated Nov 6, 2017
SystemVerilog

aunics / AHB5

AMBA AHB 5.0 VIP in SystemVerilog based on UVM

system verilog uvm axi ahb

Updated Nov 27, 2017
SystemVerilog

nelsoncsc / ISP_UVM

A Framework for Design and Verification of Image Processing Applications using UVM

opencv image-processing hardware-designs systemc uvm systemverilog-hdl functional-verification

Updated Nov 27, 2017
SystemVerilog

PhilOls / uvm.vip

uvm

Updated Dec 21, 2017
SystemVerilog

gupta409 / Processor-UVM-Verification

System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment

processor verilog systemverilog uvm verilog-hdl systemverilog-simulation

Updated Jan 17, 2018
Verilog

SleekPanther / uvm-blackboard-autofill-netid

Autofill NetID when logging into Blackboard & syncs across signed-in Chrome browsers

chrome-extension chrome blackboard google-chrome username google-chrome-extension chrome-extensions uvm autofill patullo noah noah-patullo noahpatullo patulo pattullo pattulo university-of-vermont save-netid netid

Updated Feb 8, 2018
JavaScript

briandong / regModel

This script builds the UVM register model, based on pre-defined address map in markdown (mk) style

ruby markdown register model uvm

Updated Mar 23, 2018
SystemVerilog

SleekPanther / gpa-calculator

A GPA calculator in JavaFX attempting to use the Model View Controller (MVC) pattern

Updated May 30, 2018
Java

pulp-platform / uvm-components

Contains commonly used UVM components (agents, environments and tests).

uvm systemverilog-hdl

Updated Aug 17, 2018
SystemVerilog

pendkeomkar / SPI

Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Both SPI and I2C are robust, stable communication protocols that are widely used in today's complex systems.The I2C bus has a minimum pin count requirement and therefore a smaller footprint on the board. The SPI b…

verification verilog spi uvm verification-methodologies verilog-hdl verilog-programs verification-codes verilog-project verification-component

Updated Aug 21, 2018

Improve this page

Add a description, image, and links to the uvm topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the uvm topic, visit your repo's landing page and select "manage topics."