yosys
Here are 124 public repositories matching this topic...
A possible replacement for openflow, which would be ideally contributed to the SymbiFlow project
-
Updated
Aug 2, 2021 - Python
A nextpnr arch definition for the TuringTumble board game.
-
Updated
Nov 5, 2022 - Verilog
Example of how to get started with olofk/fusesoc.
-
Updated
Jul 25, 2021 - Python
Time domain to logarithmic frequency domain converter, as the polyphase FFT do for the linear.
-
Updated
Mar 11, 2024 - VHDL
Verilog implementations of different simple tasks
-
Updated
Oct 10, 2022 - Verilog
Developing different projects in order to understand how the Icarus Verilog tools work with GTKWave and Yosys.
-
Updated
Mar 22, 2024 - Verilog
Sipeed Tang Nano: Fully Opensource Toolchain for FPGA Synthesis, Place & Route, and Download/Flash.
-
Updated
May 28, 2024 - Makefile
Basic counter example in verilog for Tang Nano 20k using Yosys, Nextpnr and openFPGALoader.
-
Updated
Jun 7, 2024 - Shell
Yosys passes to syntheize to NaN gates (à la http://tom7.org/nand/)
-
Updated
Apr 26, 2019 - C++
Improve this page
Add a description, image, and links to the yosys topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the yosys topic, visit your repo's landing page and select "manage topics."