{"payload":{"header_redesign_enabled":false,"results":[{"id":"108771045","archived":false,"color":"#DAE1C2","followers":257,"has_funding_file":false,"hl_name":"tymonx/logic","hl_trunc_description":"CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":108771045,"name":"logic","owner_id":8367378,"owner_login":"tymonx","updated_at":"2019-11-25T16:24:21.009Z","has_issues":true}},"sponsorable":false,"topics":["cmake","asic","fpga","cpp","verification","rtl","verilog","xilinx","vivado","systemverilog","systemc","unit-tests","hdl","modelsim","uvm","verilator","quartus","testing-rtl"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":110,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Atymonx%252Flogic%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/tymonx/logic/star":{"post":"JnSluYScWPy9vtSusvVZBTL3JpNWGkuM2YQUf6hnFSYUoWE22d3D0E9ieD_6cAqhCUOe0EiiXvNHQ_AM46Wg4w"},"/tymonx/logic/unstar":{"post":"-tWeDvf0eTuJ1198_KPckTo39C6ljusnO15vqqh3r30ijfIEpmSh0oBRhJOvMAT4CcjCfIykv40urqdfaQsD_w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"lNCfdNtZzErKqFqETkiw55m-q8twGpixq1Y9puZK_tW_cXxe1QU8EEwaccCLna31hvPHD2ZK9l624fzaXK6GWw"}}},"title":"Repository search results"}