Skip to content

Eyantra698Sumanto/VSDOpen_PLL_Tutorial

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

30 Commits
 
 
 
 

Repository files navigation

VSD Open On-Chip Clock Multiplier (PLL) on OSU180

image

This repo contains documentation of the "VSD Open On-Chip Clock Multiplier (PLL) on OSU180" tutorial.


Contents

Introduction

The phase locked loop take in a signal to which it locks and can then output this signal from its own internal VCO. At first sight this may not appear particularly useful, but with a little ingenuity, it is possible to develop a large number of phase locked loop applications.

Block Diagram of PLL

image

Literature review and architecture design theory points

  1. Design of Analog CMOS Integrated Circuits Behzad Razavi
  2. Design of CMOS Phase Locked Loops Behzad Razavi

Theory and Fundamental Concepts

  1. CMOS and Transistor Sizing
  2. Control System Feedback Loop
  3. IC Fab process
  4. Euler path

Setting up Linux Environment

Download the latest version of Virtual Box from the following link: https://www.virtualbox.org/ After installation it will look somewhat like this: image Download the Ubuntu Disk Image: https://ubuntu.com/download/desktop Create a new machine: image Follow the steps hereafter.

After complete installation the Ubuntu window looks like this: image

Installations

Git

Open terminal and run:

sudo apt-get install git

Then do:

git clone https://github.com/parasgidd/avsdpll_3v3.git

eSim

Install eSim and follow steps from here: https://esim.fossee.in/downloads

Magic

Run following Commands in the terminal: git clone git://opencircuitdesign.com/magic

cd magic
sudo ./configure
sudo make
sudo make install

Running eSim and Ngspice

eSim Schematic of inverter example

image

Running Ngspice

cd /avsdpll_3v3/prelayout$
ngspice inv.cir

image

Output Waveforms

image

Prelayout

PFD Design

image image image

Charge Pump

image image image

VCO

image image image

freq_div

image image image

PLL Prelayout

image image

Physical Design

Layout of Inverter

Run the following command to open Magic:

magic -T SCN6M_SUBM.10.tech

image

Layout of PFD

image image image

Layout of VCO

image image image

Layout of FreqDiv2

image image image

Layout of FreqDiv8

image image image

Layout of mux21

image image image

Final Layout of PLL

image image image

image

image

image

Acknowlegment

I would like to thank Mr.Kunal Ghosh and Mr. Paras Gidd for the tutorial explained in the simplest way possible. It helped me to learn more about the PLL and layout design and simulations using Magic and Ngspice in a very easy and structured manner.

References

  1. https://www.vlsisystemdesign.com/registration/
  2. https://vsdiat.com/
  3. https://github.com/parasgidd/avsdpll_3v3
  4. https://www.virtualbox.org/
  5. http://opencircuitdesign.com/magic/download.html
  6. https://esim.fossee.in/downloads
  7. https://www.electronics-notes.com/articles/radio/pll-phase-locked-loop/tutorial-primer-basics.php

About

This repo contains documentation of the "VSD Open On-Chip Clock Multiplier (PLL) on OSU180" tutorial.

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published