Skip to content

Issues: PyHDI/Pyverilog

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

66 Open 24 Closed
66 Open 24 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Codegen arrays
#128 opened Oct 30, 2023 by CapucinedeBoissac
Unsized numbers without base solution
#127 opened Oct 30, 2023 by YSJL
parser error
#126 opened Oct 20, 2023 by 1353369570
Attribute error in parser
#125 opened Oct 15, 2023 by KatCe
Parse Error: Cannot parse a function
#124 opened Oct 15, 2023 by KatCe
2
AST node
#122 opened Oct 5, 2023 by lijiale6224
1
Can not support "generate case" statement
#121 opened Jun 3, 2023 by TonyLiaoZP
unsufficient parse for large scale verilog design
#118 opened Mar 14, 2023 by ZhaoYunfei123
TypeError: generate() got an unexpected keyword argument 'reorder'
#117 opened Feb 22, 2023 by Sanjaya97
2
Unsized numbers without base not supported
#116 opened Feb 19, 2023 by Louis-DR
2
Specify statements
#115 opened Feb 2, 2023 by lilasrahis
Parsing Issues
#114 opened Oct 27, 2022 by kwmartin
1
ParseError for User Defined Primitives wontfix
#113 opened Oct 25, 2022 by TheMatt2
1
Parser Error for resettable D Flip-Flop
#112 opened Oct 11, 2022 by kwmartin
1
Parse Error for Inverter Gate
#111 opened Oct 11, 2022 by kwmartin
Parsing Error for integer memories
#110 opened Sep 19, 2022 by kwmartin
dataflow analysis error
#109 opened Aug 8, 2022 by cemery123
1
Extracting design information via API
#108 opened Aug 4, 2022 by svenka3
About control flow analysis
#105 opened May 25, 2022 by earphonebreaker
A bug when parsing nesting ifStatement
#102 opened Apr 10, 2022 by Yang-Qirui
Functions with port lists can't be parsed
#100 opened Mar 29, 2022 by noloerino
TypeError: generate() got an unexpected keyword argument 'reorder'
#97 opened Sep 18, 2021 by venkateshknpl
2
error
#96 opened Sep 9, 2021 by 61cc
Modify AST generated by PyVerilog
#95 opened Jul 12, 2021 by sazadur
How to append new assign to a module from verilog code?
#94 opened Jun 15, 2021 by zilongwang123
ProTip! no:milestone will show everything without a milestone.