Skip to content

Issues: PyHDI/veriloggen

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

20 Open 27 Closed
20 Open 27 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Java runtime error
#61 opened Feb 21, 2024 by VPIgnite99
# The task call part in veriloggen library is not generated correctly
#60 opened Jan 24, 2024 by Hikakkun
read_verilog_module does not support instances with unconnected ports, will generate a TypeError.
#58 opened Aug 12, 2023 by darcy-wu
Slice in Wire with two dimension
#47 opened Mar 21, 2022 by LucasBraganca
1
Creating a combinational sequence
#46 opened Jun 14, 2021 by kiteloopdesign
to_verilog("file.v") creates two empty lines at beginning of file
#44 opened May 18, 2021 by kiteloopdesign
Creating input with literal BW in the form of [n:0] instead of [n-1:0]
#43 opened Apr 30, 2021 by kiteloopdesign
stream.source with only size without data read
#39 opened Jan 28, 2021 by shtaxxx
Bug of stream.ReduceDiv for signed values
#38 opened Jan 26, 2021 by shtaxxx
Inserting user-defined simulation code for Verilator mode
#37 opened Jan 25, 2021 by shtaxxx
Infinite read size for stream.source
#36 opened Jan 25, 2021 by shtaxxx
Explicit latency constraint between two stream objects which accesses to external resources outside of the stream.
#32 opened May 14, 2020 by shtaxxx
1
Supporting multiple outstanding DMA requests
#26 opened Apr 16, 2019 by shtaxxx
1
Online tutorial on binder/jupyter
#24 opened Mar 27, 2019 by shtaxxx
Travis CI -> CircleCI?
#23 opened Mar 27, 2019 by shtaxxx
4
How to use from_verilog function in veriloggen
#20 opened Feb 18, 2019 by bhargav3333
1
Better Documentation/Tutorials
#19 opened Jan 29, 2019 by xd009642
6
realtime monitoring of simulation output
#16 opened Nov 6, 2017 by sgherbst
1
Untimed mode (no clock-level FSM) of Thread for simulation
#8 opened Jul 9, 2015 by shtaxxx
Python PLI support for simulation
#5 opened Jul 9, 2015 by shtaxxx
ProTip! Exclude everything labeled bug with -label:bug.