Skip to content

Issues: SiEPIC/SiEPIC-Tools

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

73 Open 74 Closed
73 Open 74 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

siepic.extend.find_components function, subcells bug
#205 opened Feb 14, 2024 by lukasc-ubc
OPICS MZI circuit simulation failure
#203 opened Feb 7, 2024 by nicteb
lowercase - SiEPIC Python module?
#195 opened Nov 20, 2023 by lukasc-ubc
Path to Waveguide bend radius always results in Default (5um) bend radius
#189 opened Feb 20, 2023 by abvosh
1
Layout versus schematic (LVS)
#187 opened Nov 29, 2022 by joamatab
2
DC source issue when do the interconnect simulation.
#183 opened Aug 29, 2022 by xxma94
4
dbu are sometimes incorrect.
#181 opened Aug 22, 2022 by jevillegasd
1
Unable to measure waveguide length
#174 opened Jul 26, 2022 by mroddewig
7
Allow for components with multiple FbrTgt enhancement
#159 opened Nov 17, 2021 by jaspreetj
Automatic SBend
#153 opened Jul 9, 2021 by lukasc-ubc
6
Issue with Setup Lumerical INTERCONNECT Compact Model Library with KLaout 0.27.2
#151 opened Jul 6, 2021 by JinWallner
4
Suggest to add a second WAVEGUIDES.xml file for custom waveguide enhancement
#150 opened Jul 6, 2021 by JinWallner
5
Opt_in Label
#148 opened Jun 22, 2021 by flynnfd
6
Virtual Box with KLayout and Lumerical tools
#145 opened May 20, 2021 by lukasc-ubc
1
Encountering errors when attempting to install on RHEL 7
#144 opened May 19, 2021 by TheProcess
1
Change back settings
#142 opened Mar 18, 2021 by dasu186
Issue with dcsource in netlist for interconnect
#140 opened Feb 24, 2021 by tmcnitt
Electrical pins should use PinRecM and Path
#138 opened Jan 13, 2021 by kevinmccomber
get_technology_by_name function crashes when cml file doesn't have _v in the name
#137 opened Dec 23, 2020 by JinWallner
2
remove geo_vs_neff.npy
#134 opened Nov 23, 2020 by lukasc-ubc
@jaspreetj
1
SiEPIC-INTC simulation shorts and connects unterminated pins together
#132 opened Nov 20, 2020 by mustafacc
Interconnect on HighSeirra
#129 opened Aug 6, 2020 by vanderpol2
5
layout_waveguide2 arguments not consistent with other functions in the layout.py file
#125 opened Jul 28, 2020 by hoshoman
Function verification: check for scaling
#120 opened Jun 21, 2020 by lukasc-ubc
Setup CML for multiple libraries for each technology
#119 opened May 24, 2020 by lukasc-ubc
ProTip! Type g i on any issue or pull request to go back to the issue listing page.