Skip to content

Issues: SystemRDL/PeakRDL-regblock

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

24 Open 72 Closed
24 Open 72 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[BUG] Genus unsynthesizable error on rising/falling edge interrupt field
#113 opened May 25, 2024 by BertVerrycken
1 task done
[FEATURE] Parameters in regblock package
#112 opened May 24, 2024 by benoitdenkinger
External registers packed struct
#111 opened May 23, 2024 by benoitdenkinger
1
[BUG] memory size is not calulated correctly invalid This doesn't seem right
#110 opened May 23, 2024 by arnonsha
4
Put pragmas around assertions
#104 opened Apr 28, 2024 by Blebowski
2
More optimized readback stage RTL generation invalid This doesn't seem right wontfix This will not be worked on
#103 opened Apr 27, 2024 by Blebowski
3
Clock gating support wontfix This will not be worked on
#102 opened Apr 27, 2024 by Blebowski
4
Unaligned external addressable components
#101 opened Apr 23, 2024 by maltaisn
Interface data width vs register width vs access width
#100 opened Apr 18, 2024 by jscheid-ventana
1
hwset on multibit field feature request New feature or request
#99 opened Apr 16, 2024 by darrylring
5
unconditional is None # Can only have one unconditional assignment per field bug Something isn't working
#93 opened Apr 3, 2024 by xachb
1
Casting For-Loop Iterator to Match Address Width in Decoding Logic
#92 opened Apr 2, 2024 by leolitenstorrent
infer accesswidth when only external components in RDL
#90 opened Mar 21, 2024 by saberxt
4
User defined property for specifying cpuif
#77 opened Dec 14, 2023 by RasmusGOlsen
1
1
Raising an error for unauthorized read or write feature request New feature or request
#76 opened Dec 11, 2023 by imerkado91
6
During export, check for identifier collisions in output feature request New feature or request
#73 opened Nov 7, 2023 by amykyta3
VHDL Package Compatibilty feature request New feature or request
#61 opened Aug 16, 2023 by eddlestar
2
Feature Request: Option to remove buffer stage from AXI read/write feature request New feature or request
#47 opened Jun 12, 2023 by leolitenstorrent
@amykyta3
6
Verilator support
#41 opened Jun 1, 2023 by Risto97
3
Add support for write broadcasting feature request New feature or request
#37 opened Apr 12, 2023 by amykyta3
@amykyta3
Emit Parametrized PeakRDL output feature request New feature or request
#33 opened Apr 4, 2023 by galaviel
24
Add support for alias registers feature request New feature or request
#32 opened Mar 25, 2023 by amykyta3
1
Add option to generate a UVM HDL Path overlay feature request New feature or request
#15 opened Jun 23, 2022 by amykyta3
VHDL exporter feature request New feature or request
#11 opened Jun 22, 2022 by MarekPikula
4
ProTip! Add no:assignee to see everything that’s not assigned.