Skip to content
View aignacio's full-sized avatar
Block or Report

Block or report aignacio

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. ravenoc ravenoc Public

    RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications

    SystemVerilog 127 27

  2. axi_dma axi_dma Public

    General Purpose AXI Direct Memory Access

    SystemVerilog 35 8

  3. nox nox Public

    RISC-V Nox core

    C 51 6

  4. riscv_verilator_model riscv_verilator_model Public

    RISCV model for Verilator/FPGA targets

    C 40 18

  5. hwacha_vvadd_benchmark hwacha_vvadd_benchmark Public

    Benchmark for Hwacha vector accelerator of vvadd computation tweaked

    C 2

  6. cocotbext-ahb cocotbext-ahb Public

    Cocotb AHB Extension - AHB VIP

    Python 7 4