Skip to content
View embedded-explorer's full-sized avatar
23 followers · 18 following

Achievements

Achievement: Starstruck
BetaSend feedback

Achievements

Achievement: Starstruck
BetaSend feedback
Block or Report

Block or report embedded-explorer

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
embedded-explorer/README.md
  • 👋 Hi, This is Hrishikesh
  • 👀 VLSI Enthusiast
  • 🌱 Working on RTL design for FPGAs
  • 💞️ I’m looking to collaborate projects invloving RTL design using verilog

github stats Language stats

Pinned

  1. Open-Source-RTL-Design Open-Source-RTL-Design Public

    This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop

    Verilog 27 7

  2. Verilog-Learning Verilog-Learning Public

    This repo documents the learning of verilog HDL from various resources

    Verilog 3

  3. System-Verilog-Learning System-Verilog-Learning Public

    System-Verilog Design Examples along with Complete Verification Environment

    SystemVerilog

  4. UART-Implementation UART-Implementation Public

    Documents implementation of UART Controller using System-Verilog and Testing using Arty-S7 FPGA

    SystemVerilog