Skip to content

Fully pipelined DLX Microprocessor optimized for energy efficiency and testing purposes developed in VHDL. Simulation with Intel® ModelSim®, synthesis under Synopsys® DC Ultra™, and physical layout using Cadence® Innovus™ Implementation System.

License

Notifications You must be signed in to change notification settings

gabrielganzer/DLX-Microprocessor

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

DLX-Processor

SHIELDS

PROJECT DESCRIPTION

This project consisted of developing a small DLX(DELUXE) processor using Intel® ModelSim® for simulation, Synopsys® DC Ultra™ for synthesis, and Cadence® Innovus™ Implementation System for the physical layout. The DLX is a fully pipelined RISC processor based on the Harvard Architecture, i.e., it relies on two different memories for instructions and data, allowing simultaneous instruction-fetching and data transactions.

The features implemented focus on energy efficiency and testing purposes, as listed bellow:

  • Extended Instruction Set: addu, addui, jalr, jr, lb, lbu, lhi, lhu, sb, seq, seqi, sgeu, sgeui, sgt, sgti, sgtu, sgtui, slt, slti, sltu, sltui, sra, srai, subu, subui, mult;
  • Optimized ALU: Pentium4 adder/subtractor, UltraSPARC T2 3-level Shifter, UltraSPARC T2 Logic Unit using 2-level NAND gates, Multi-purpose Comparator, Zero Detector, and a multiplier that combines both Wallace Tree and Booth approaches. Power optimization was achieved by reducing switching activity through state assignment of all blocks;
  • Forwarding Unit: data hazard control;
  • Clock-Gating: Register File and Generic Registers gated for power optimization;

DOCUMENTATION

The folders are organized according to the design flow:

  • DLX_simulation: the VHDL files were organized hierarchically, refer to the test_bech for compiling scripts, testing, and behavioral results.
  • DLX_synthesis: the folder report provides the results obtained with the DLX.src script.
  • DLX_physical_layout: this folder contains the source files for the physical design, refer to the folder timingReports for results.

Further information about the project can be found at Report.pdf.

About

Fully pipelined DLX Microprocessor optimized for energy efficiency and testing purposes developed in VHDL. Simulation with Intel® ModelSim®, synthesis under Synopsys® DC Ultra™, and physical layout using Cadence® Innovus™ Implementation System.

Topics

Resources

License

Stars

Watchers

Forks