Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

added IDCT rvv code from Andes #2

Open
wants to merge 1 commit into
base: riscv-dev
Choose a base branch
from
Open

added IDCT rvv code from Andes #2

wants to merge 1 commit into from

Conversation

ttwuAlain
Copy link

We have created a folder under simd directory and added the code and ported IDCT functions that could gain performance on Andes RISC-V platofm.

@ttwuAlain
Copy link
Author

tested on 40MHZ FPGA

image
image

@BHbean
Copy link
Collaborator

BHbean commented Feb 27, 2024 •
edited

Sorry for the late reply! I just came back work recently.

I noticed that the jidctfst-rvv and jidctint-rvv have been re-implemented. Are these implementations better than the original ones in all cases? Can you provide more test cases on some other devices with different images?

In addition, what is jidctred-rvv used for? I did not see any similar implementation in other SIMD algorithms so I'm not clear about it.

Thanks again for your continuous contributing! :)

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
2 participants
@ttwuAlain @BHbean