Skip to content

This frequency divider is able to divide the clock signal depending on 3-bit input signal. Also, we were required to draw block diagrams to represent the structure, use “laker” to layout, use another software to simulate the different after doing layout, and analyze delay and power consumption.

Notifications You must be signed in to change notification settings

liou05202798/VLSI_proeject

About

This frequency divider is able to divide the clock signal depending on 3-bit input signal. Also, we were required to draw block diagrams to represent the structure, use “laker” to layout, use another software to simulate the different after doing layout, and analyze delay and power consumption.

Topics

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published