Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add more options for VexRiscv generation. #15

Open
wants to merge 2 commits into
base: master
Choose a base branch
from

Conversation

tcal-x
Copy link
Member

@tcal-x tcal-x commented Oct 7, 2021

No changes to default behavior or to generation
of existing variants.

I tested by regenerating all VexRiscv variant Verilogs,
to ensure that I did not accidentally introduce any behavior
changes. There were no changes other than the embedded hashes.

Signed-off-by: Tim Callahan tcal@google.com

No changes to default behavior or to generation
of existing variants.

I tested by regenerating all VexRiscv variant Verilogs,
to ensure that I did not accidentally introduce any behavior
changes.  There were no changes other than the embedded hashes.

Signed-off-by: Tim Callahan <tcal@google.com>
for (idx <- 0 until csrCount) {

val cycleCounter = Reg(UInt(32 bits))
val enable = Reg(UInt(32 bits)) // only the LSB is used
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

val enable = Reg(Bool()) init(False)
...
csrService.w( 0xB04 + idx * 2 + 1, enable)

should be fine, i guess :)

Copy link
Member Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

It seems the extra 31 registers did get trimmed away since they were not readable and not used, but I have made the change to make the enable explicitly Bool.

Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Hoooo yes, you are right, haven't seen it

Signed-off-by: Tim Callahan <tcal@google.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
2 participants