Skip to content
@merledu

Micro Electronics Research Laboratory

A non-profit organization fostering research on IoT, AI, and ML-based architectures leveraging the open-source RISC-V ISA.

Pinned

  1. OpenTCAM OpenTCAM Public

    An open-source Ternary Content Addressable Memory (TCAM) compiler.

    Python 17 9

  2. azadi-soc azadi-soc Public

    Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.

    SystemVerilog 23 11

  3. Google-Summer-of-Code Google-Summer-of-Code Public

    Project ideas list for Google Summer of Code.

    11 2

  4. Ibtida Ibtida Public

    A basic System on a Chip (SoC) based on the Buraq core for the Internet of Things (IoT).

    Verilog 4 2

  5. TileLink TileLink Public

    TileLink Uncached Lightweight (TL-UL) implementation on Chisel.

    Scala 18 9

  6. buraq_mini buraq_mini Public

    This repository contains the 5 stage pipelined CPU implemented on the RISC-V ISA and Chisel hardware construction language (HDL)

    Scala 8 6

Repositories

Showing 10 of 130 repositories

Top languages

Loading…

Most used topics

Loading…