Skip to content
View ptracton's full-sized avatar

Highlights

  • Pro
Block or Report

Block or report ptracton

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. Python_Fundamentals_ODSC_2023 Python_Fundamentals_ODSC_2023 Public

    Jupyter Notebook 3 4

  2. emacs emacs Public

    My emacs setup and files

    Emacs Lisp

  3. Picoblaze Picoblaze Public

    Picoblaze projects on a Basys3

    Verilog 5 2

  4. AXI_BFM AXI_BFM Public

    AXI4 BFM in Verilog

    Verilog 31 17

  5. UART_ECHO UART_ECHO Public

    Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.

    Verilog 12 2

  6. CSUN_ECE_VHDL CSUN_ECE_VHDL Public

    Some example VHDL code for ECE students at Cal State University at Northridge (CSUN)

    Tcl