Skip to content
View rsnikhil's full-sized avatar
  • Bluespec, Inc.
  • Framingham, MA, USA
Block or Report

Block or report rsnikhil

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Forvis_RISCV-ISA-Spec Forvis_RISCV-ISA-Spec Public

    Formal specification of RISC-V Instruction Set

    Haskell 96 19

  2. Bluespec_BSV_Tutorial Bluespec_BSV_Tutorial Public

    Bluespec BSV HLHDL tutorial

    Bluespec 88 21

  3. ICFP2020_Bluespec_Tutorial ICFP2020_Bluespec_Tutorial Public

    Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference

    HTML 60 10

  4. RISCV_Piccolo_v1 RISCV_Piccolo_v1 Public

    Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).

    Verilog 33 4

  5. RISCV_ISA_Spec_Tour RISCV_ISA_Spec_Tour Public

    Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)

    HTML 33 4

  6. Learn_Bluespec_and_RISCV_Design Learn_Bluespec_and_RISCV_Design Public

    Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)

    Bluespec 24