Skip to content
View semahawk's full-sized avatar
💭
no tak
💭
no tak
Block or Report

Block or report semahawk

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. icarium icarium Public

    Trying to implement a soft core SoC

    Verilog 4

  2. wishbone wishbone Public

    Trying to learn Wishbone by implementing few master/slave devices

    SystemVerilog 9 3

  3. ben-cpu ben-cpu Public

    My lousy attempt at implementing the great Ben Eater's 8-bit CPU.

    Verilog

  4. leoman leoman Public

    My "operating" system

    C 1