RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.
digital
rtl
aes-128
synthesis
aes-encryption
digital-design
verilog-project
encription
synopsys-vcs
synopsys-dc
ee4415
-
Updated
Dec 11, 2020 - Verilog