DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
-
Updated
May 24, 2024 - Scala
DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
An HDL package manager.
HDL libraries and projects
HDLGen-ChatGPT, works in tandem with ChatGPT-3.5 chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project
Playground for VGA projects on Tiny Tapeout
A web-based IDE for https://nand2tetris.org
A modern hardware definition language and toolchain based on Python
Hardware Description Languages
An opinionated build environment for EDA projects
A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
Test suite designed to check compliance with the SystemVerilog standard.
Add a description, image, and links to the hdl topic page so that developers can more easily learn about it.
To associate your repository with the hdl topic, visit your repo's landing page and select "manage topics."