SystemRDL lexer for Pygments syntax highlighting
-
Updated
Nov 8, 2023 - Python
SystemRDL lexer for Pygments syntax highlighting
C++ 17 Hardware abstraction layer generator from systemrdl
A SystemRDL 2.0 to (synthesizable) SystemVerilog compiler.
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
SystemRDL 2.0 language compiler front-end
Add a description, image, and links to the systemrdl topic page so that developers can more easily learn about it.
To associate your repository with the systemrdl topic, visit your repo's landing page and select "manage topics."