-
Notifications
You must be signed in to change notification settings - Fork 6.1k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
nrf54l15bsim: Add RRAM #72884
Merged
dleach02
merged 4 commits into
zephyrproject-rtos:main
from
aescolar:nrf54l15bsim_part2
May 22, 2024
Merged
nrf54l15bsim: Add RRAM #72884
dleach02
merged 4 commits into
zephyrproject-rtos:main
from
aescolar:nrf54l15bsim_part2
May 22, 2024
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
The following west manifest projects have been modified in this Pull Request:
Note: This message is automatically posted and updated by the Manifest GitHub Action. |
Update the HW models module to: 36b12714a5ed32450d907c89bb118f6280da3483 Including the following: * 36b1271 54L15: Added RRAMC, RRAM & UICR * b60af23 FICR 54L: Added first version Signed-off-by: Alberto Escolar Piedras <alberto.escolar.piedras@nordicsemi.no>
In simulated targets the RRAM is not allocated starting at address 0x0, but on an area allocated at runtime. Let's support this, to enable running the real RRAM driver for simulated targets. Signed-off-by: Alberto Escolar Piedras <alberto.escolar.piedras@nordicsemi.no>
The RRAMC is now supported by the HW models. Let's enable the RRAM controller, and add a storage partition definition which tests and samples can use by default. Signed-off-by: Alberto Escolar Piedras <alberto.escolar.piedras@nordicsemi.no>
This board HW models now include the RRAMC, FICR and UICR. Let's update the docs accordingly. Signed-off-by: Alberto Escolar Piedras <alberto.escolar.piedras@nordicsemi.no>
aescolar
force-pushed
the
nrf54l15bsim_part2
branch
from
May 16, 2024 14:23
4ced5fa
to
2f8efbd
Compare
zephyrbot
added
area: Flash
platform: nRF BSIM
Nordic Semiconductors, nRF BabbleSim
platform: nRF
Nordic nRFx
labels
May 16, 2024
zephyrbot
requested review from
jaz1-nordic,
kl-cruz,
magp-nordic,
masz-nordic and
nika-nordic
May 16, 2024 14:24
anangl
approved these changes
May 22, 2024
de-nordic
approved these changes
May 22, 2024
jaz1-nordic
approved these changes
May 22, 2024
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Labels
area: Flash
manifest
manifest-nrf_hw_models
platform: nRF BSIM
Nordic Semiconductors, nRF BabbleSim
platform: nRF
Nordic nRFx
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Add support for the RRAM in the simulated nRF54L15:
Note: The RRAMC models are very simple, and too forgiving to be of much use for testing the RRAM driver itself.
The aim is to enable the Zephyr "flash" RRAM driver to run as in the real HW, so all functionality that depends on it can be used.