Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

unique case should not require default #1278

Open
nblei opened this issue Mar 19, 2022 · 0 comments · May be fixed by #2000
Open

unique case should not require default #1278

nblei opened this issue Mar 19, 2022 · 0 comments · May be fixed by #2000
Labels
enhancement New feature or request style-linter Verilog style-linter issues

Comments

@nblei
Copy link

nblei commented Mar 19, 2022

Summary

Currently, a unique case statement without a default case results in a linter warning to Explicitly define a default case for every case statement. However, the unique case statement is a guarantee from the programmer that exactly one case is guaranteed to be true at all times, thus allowing synthesis optimizations. By adding a default case, these synthesis optimizations may not be performed.

Proposal

Proposal is to remove the default case lint warning when using a unique case statement.

@nblei nblei added enhancement New feature or request style-linter Verilog style-linter issues labels Mar 19, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request style-linter Verilog style-linter issues
Projects
None yet
Development

Successfully merging a pull request may close this issue.

1 participant