Skip to content
View riscv-steel's full-sized avatar
2 followers · 2 following

Achievements

Achievement: Starstruck
BetaSend feedback

Achievements

Achievement: Starstruck
BetaSend feedback
Block or Report

Block or report riscv-steel

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
riscv-steel/README.md


RISC-V Steel
Free and open RISC-V IP

RISC-V Steel is a free and open collection of RISC-V IP that is simple, robust and easy to use. It features a 32-bit RISC-V processor core, a configurable system-on-chip design and a suite of software and hardware tools aimed to speed up building RISC-V embedded applications.

Available IP

Processor Core

RISC-V Steel Processor Core implements the RV32I ISA, the Zicsr extension and the Machine-mode privileged architecture of RISC-V.

System-on-Chip

RISC-V Steel System-on-Chip expands the Processor Core IP by adding memory and UART modules to its design. It features a toolchain for software development and demo projects.

License

RISC-V Steel is distributed under the MIT License.

Need help?

Please open a new issue.

Pinned

  1. riscv-steel riscv-steel Public

    Free and open collection of RISC-V IP.

    Verilog 110 17

  2. riscv-arch-test riscv-arch-test Public

    Forked from riscv-non-isa/riscv-arch-test

    Architectural Tests for RISC-V Steel Processor Core IP

    Assembly 2