Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[WIP] adding exit code to the preprocessor #1533

Draft
wants to merge 2 commits into
base: master
Choose a base branch
from

Conversation

karimtera
Copy link
Contributor

Description:

Adding exit code to the preprocessor, to allow continuing the preprocessing even after some errors are met.
So, the preprocessed output might contain a macro call that couldn't be expanded, or an include directive that file can't be found, that way the output would still be usable.

Exit code description:

It's a 4 bit code, with each bit shows if an error of a certain type is faced at least once or not.
First bit (rightmost significant bit): At least one System-Verilog file is not found.
2nd bit: At least one macro definition is not expanded.
3rd bit: At least one include file couldn't be found.
4-th bit is left for now.

@hzeller
Copy link
Collaborator

hzeller commented Nov 17, 2022

I've created an issue for this #1535

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants