#

verible

Here are 4 public repositories matching this topic...

verible

chipsalliance / verible

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

productivity parser formatter analysis style-linter linter language-server-protocol syntax-tree lexer yacc systemverilog hacktoberfest lsp-server systemverilog-parser systemverilog-developer sv-lrm verible

Updated May 11, 2024
C++

linter-veriloghdl

a2k-hanlon / linter-veriloghdl

Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.

compiler linter slang verilog systemverilog hdl iverilog icarus verilator verible

Updated Jul 12, 2023
CoffeeScript

aGhandhii / systemverilog-auto-lint-format

SystemVerilog Automatic Linter and Formatter Using Verible Tools

formatter linter verilog shell-script systemverilog powershell-script posix-sh githook posix-shell verible

Updated Oct 21, 2023
Shell

stornado / Open-IC-DEV

Open IC DEV 是一个基于 iVerilog, SystemC, UVM, verible, verilator, oh-my-zsh，vscode 等开源工具链的开发环境。

docker debian vscode systemverilog systemc uvm system-verilog iverilog verilator verible

Updated Jan 7, 2024
Dockerfile

Improve this page

Add a description, image, and links to the verible topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the verible topic, visit your repo's landing page and select "manage topics."