B-Lang-org bsc Q A · Discussions

Sort by: Latest activity

Q&A Discussions

Ask the community for help

You must be logged in to vote

SAT solver inputs

gribeill asked Apr 17, 2024 in Q&A · Answered

5
You must be logged in to vote

$display and registers

RyanGlScott asked Jan 4, 2024 in Q&A · Answered

12
You must be logged in to vote

Building bsc/bluetcl from source on darwin/arm64 machines

iamkarthikbk asked Nov 20, 2023 in Q&A · Unanswered

3
You must be logged in to vote

Renaming modules programatically

iamkarthikbk asked Oct 27, 2023 in Q&A · Answered

3
You must be logged in to vote

Pipelined varint compression of a vector of 16 elements.

ealione asked Nov 1, 2023 in Q&A · Unanswered

0
You must be logged in to vote

Verilog attributes?

nkyparissas asked Sep 28, 2023 in Q&A · Answered

2
You must be logged in to vote

Pure combinational circuit without registers possible?

ju-sh asked Aug 17, 2023 in Q&A · Answered

4
You must be logged in to vote

enabled_when_ready (in .bs)?

rossc719g asked Aug 22, 2023 in Q&A · Closed · Answered

3
You must be logged in to vote

vpi_wrapper_*.{ch} files... where? (and why?)

rossc719g asked Jul 14, 2023 in Q&A · Unanswered

8
You must be logged in to vote

VCD output from generated verilog

timksf asked Jul 27, 2023 in Q&A · Closed · Answered

2
You must be logged in to vote

BRAM not being utilized in spite of it being recognised during synthesis

nkyparissas asked Jul 21, 2023 in Q&A · Answered

4
You must be logged in to vote

Does an Interface use resources when there is no Module instantiation?

jrmejiaa asked Feb 20, 2023 in Q&A · Answered

1
You must be logged in to vote

Formal Verification

maxhaton asked Mar 15, 2021 in Q&A · Unanswered

6
You must be logged in to vote

How to solve -- Error: dlopen: ./out.so: undefined symbol

jrmejiaa asked Dec 16, 2022 in Q&A · Answered

2
You must be logged in to vote

Proper use of RS232 module

podhrmic asked May 17, 2022 in Q&A · Answered

6
You must be logged in to vote

numerical interval matching in case statements

podhrmic asked May 5, 2022 in Q&A · Answered

3
You must be logged in to vote

Bluecheck with imported Verilog

podhrmic asked May 3, 2022 in Q&A · Answered

1
You must be logged in to vote

Multi-Ported Method For Verilog Implementation

dz333 asked Feb 2, 2021 in Q&A · Answered

2

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

Categories

Q&A Discussions

SAT solver inputs

`$display` and registers

Building bsc/bluetcl from source on darwin/arm64 machines

Renaming modules programatically

Pipelined varint compression of a vector of 16 elements.

Verilog attributes?

Pure combinational circuit without registers possible?

enabled_when_ready (in .bs)?

`vpi_wrapper_*.{ch}` files... where? (and why?)

VCD output from generated verilog

BRAM not being utilized in spite of it being recognised during synthesis

Does an Interface use resources when there is no Module instantiation?

Formal Verification

How to solve -- Error: dlopen: ./out.so: undefined symbol

Proper use of RS232 module

numerical interval matching in case statements

Bluecheck with imported Verilog

Multi-Ported Method For Verilog Implementation

B-Lang-org bsc Q-a Discussions

Categories, most helpful, and community links

Categories

Community links

🙏Q&A Discussions

Q&A Discussions